{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T16:52:43Z","timestamp":1769273563200,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,11,7]],"date-time":"2016-11-07T00:00:00Z","timestamp":1478476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,11,7]]},"DOI":"10.1145\/2966986.2980068","type":"proceedings-article","created":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T12:23:59Z","timestamp":1476793439000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Interconnect-aware device targeting from PPA perspective"],"prefix":"10.1145","author":[{"given":"Mustafa","family":"Badaroglu","sequence":"first","affiliation":[{"name":"Qualcomm Europe, Inc., Belgium"}]},{"given":"Jeff","family":"Xu","sequence":"additional","affiliation":[{"name":"Qualcomm Technologies, Inc."}]}],"member":"320","published-online":{"date-parts":[[2016,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Online: https:\/\/en.wikipedia.org\/wiki\/Qualcomm_Snapdragon"},{"key":"e_1_3_2_1_2_1","first-page":"145","article-title":"Design enablement: the challenge of being early, accurate, and complete","author":"Mason M.E.","year":"2012","unstructured":"M.E. Mason, \"Design enablement: the challenge of being early, accurate, and complete,\" VLSI 2012, pp. 145--146, June 2012.","journal-title":"VLSI"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.42"},{"key":"e_1_3_2_1_4_1","first-page":"T198","article-title":"Holistic technology optimization and key enablers for 7nm mobile SoC","author":"Song S.C.","year":"2015","unstructured":"S.C. Song, J. Xu, N.N. Mojumder, K. Rim, D. Yang, J. Bao, J. Zhu, J. Wang, M. Badaroglu, V. Machkaoutsan, P. Narayanasetti, B. Bucki, J. Fischer, and G. Yeap, \"Holistic technology optimization and key enablers for 7nm mobile SoC,\" VLSI 2015, pp. T198--T199, 2015.","journal-title":"VLSI"},{"key":"e_1_3_2_1_5_1","unstructured":"Online: http:\/\/www.itrs2.net"},{"key":"e_1_3_2_1_6_1","first-page":"147","article-title":"More Moore landscape for system readiness - ITRS2.0 requirements","author":"Badaroglu M.","year":"2014","unstructured":"M. Badaroglu, K. Ng, M. Salmani, S.G. Kim, G. Klimeck, C.-P. Chang, C. Cheung, and Y. Fukuzaki, \"More Moore landscape for system readiness - ITRS2.0 requirements,\" ICCD 2014, pp. 147--152, 2014.","journal-title":"ICCD"},{"key":"e_1_3_2_1_7_1","first-page":"4","article-title":"Architecting advanced technologies for 14nm and beyond with 3D FinFET transistors for the future SoC applications","author":"Keshavarzi A.","year":"2011","unstructured":"A. Keshavarzi et al, \"Architecting advanced technologies for 14nm and beyond with 3D FinFET transistors for the future SoC applications,\" IEDM 2011, pp. 4.1.1--4.1.4, December, 2011.","journal-title":"IEDM"},{"key":"e_1_3_2_1_8_1","first-page":"147","volume-title":"VLSI","author":"Kosonocky S.","year":"2012","unstructured":"S. Kosonocky, T. Burd, K. Kasprak, R. Schultz, and R. Stephany, \"Designing in scaled technologies: 32nm and beyond\", VLSI, pp. 147--148, June 2012."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2631634"},{"key":"e_1_3_2_1_10_1","first-page":"1","article-title":"Impact of contact and local Interconnect scaling on logic performance","author":"Datta S.","year":"2014","unstructured":"S. Datta, R. Pandey, A. Agrawal, S. K. Gupta, and R. Arghavani, \"Impact of contact and local Interconnect scaling on logic performance,\" VLSI 2014, pp. 1--2, 2014.","journal-title":"VLSI"},{"key":"e_1_3_2_1_11_1","volume-title":"A simple semi-empirical short-channel MOSFET current-voltage model continuous across all regions of operation and employing only physical parameters,\" IEEE TED","author":"Khakifirooz A.","year":"2009","unstructured":"A. Khakifirooz, O. M. Nayfeh, and D. Antoniadis, \"A simple semi-empirical short-channel MOSFET current-voltage model continuous across all regions of operation and employing only physical parameters,\" IEEE TED 2009, vol. 56, No. 8, pp. 1674--1680, 2009."}],"event":{"name":"ICCAD '16: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"Austin Texas","acronym":"ICCAD '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CS","IEEE-EDS Electronic Devices Society"]},"container-title":["Proceedings of the 35th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2980068","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2980068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:12Z","timestamp":1750220592000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2980068"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,7]]},"references-count":11,"alternative-id":["10.1145\/2966986.2980068","10.1145\/2966986"],"URL":"https:\/\/doi.org\/10.1145\/2966986.2980068","relation":{},"subject":[],"published":{"date-parts":[[2016,11,7]]},"assertion":[{"value":"2016-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}