{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:59:03Z","timestamp":1761663543597,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,11,7]],"date-time":"2016-11-07T00:00:00Z","timestamp":1478476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,11,7]]},"DOI":"10.1145\/2966986.2980083","type":"proceedings-article","created":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T12:23:59Z","timestamp":1476793439000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["UTPlaceF: a routability-driven FPGA placer with physical and congestion aware packing"],"prefix":"10.1145","author":[{"given":"Wuxi","family":"Li","sequence":"first","affiliation":[{"name":"University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shounak","family":"Dhar","sequence":"additional","affiliation":[{"name":"University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Xilinx Inc. http:\/\/www.xilinx.com."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606687"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370567"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605448"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/158602"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024908"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2005.23"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412103"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380635"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.59"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","unstructured":"R. Tessier and H. Giza. Balancing logic utilization and area efficiency in FPGAs. In FPL.","DOI":"10.5555\/647927.739548"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065770"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233643"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775984"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842812"},{"key":"e_1_3_2_1_18_1","first-page":"555","volume-title":"FPL","author":"Xu Y.","year":"2005","unstructured":"Y. Xu and M. A. S. Khalid. QPF: efficient quadratic placement for FPGAs. In FPL, pages 555--558, 2005."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147033"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.02.001"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339278"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488746"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2691365.2691497"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","unstructured":"ISPD 2016 Routability-Driven FPGA Placement Contest. http:\/\/www.ispd.cc\/contests\/16\/ispd2016_contest.html. 10.1145\/2872334.2886419","DOI":"10.1145\/2872334.2886419"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593181"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170567"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561900"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429539"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870079"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/602902.602940"}],"event":{"name":"ICCAD '16: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CS","IEEE-EDS Electronic Devices Society"],"location":"Austin Texas","acronym":"ICCAD '16"},"container-title":["Proceedings of the 35th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2980083","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2980083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:12Z","timestamp":1750220592000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2980083"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,7]]},"references-count":31,"alternative-id":["10.1145\/2966986.2980083","10.1145\/2966986"],"URL":"https:\/\/doi.org\/10.1145\/2966986.2980083","relation":{},"subject":[],"published":{"date-parts":[[2016,11,7]]},"assertion":[{"value":"2016-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}