{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:20:12Z","timestamp":1773843612837,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,11,7]],"date-time":"2016-11-07T00:00:00Z","timestamp":1478476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-16-1-2087"],"award-info":[{"award-number":["N00014-16-1-2087"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,11,7]]},"DOI":"10.1145\/2966986.2980095","type":"proceedings-article","created":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T12:23:59Z","timestamp":1476793439000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":53,"title":["Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D\/3D integration"],"prefix":"10.1145","author":[{"given":"Dylan","family":"Stow","sequence":"first","affiliation":[{"name":"University of California"}]},{"given":"Itir","family":"Akgun","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"Russell","family":"Barnes","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"Peng","family":"Gu","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"University of California"}]}],"member":"320","published-online":{"date-parts":[[2016,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.902258"},{"key":"e_1_3_2_1_2_1","first-page":"82","volume-title":"IEDM","volume":"14","author":"Dingwall A.","year":"1968","unstructured":"A. Dingwall. High-yield-processed bipolar LSI arrays. In IEDM, volume 14, pages 82--82, 1968."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084635"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509633.1509700"},{"key":"e_1_3_2_1_5_1","first-page":"1506","article-title":"IC Cost and Price Model","author":"IC","year":"2015","unstructured":"IC Knowledge LLC. IC Cost and Price Model, Revision 1506, 2015.","journal-title":"Revision"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.920697"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.53"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"e_1_3_2_1_9_1","volume-title":"April","author":"Lapedus M.","year":"2016","unstructured":"M. Lapedus. 10nm Versus 7nm. Semiconductor Engineering, April 2016. http:\/\/semiengineering.com\/10nm-versus-7nm\/."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"e_1_3_2_1_11_1","first-page":"232","volume-title":"ISSCC","author":"Song T.","year":"2014","unstructured":"T. Song, W. Rim, J. Jung, et al. A 14nm FinFET 128Mb 6T SRAM with Vmin-enhancement techniques for low-power applications. In ISSCC, pages 232--233, Feb 2014."},{"key":"e_1_3_2_1_12_1","first-page":"3.1.1","volume-title":"IEDM","author":"Wu S.-Y.","year":"2014","unstructured":"S.-Y. Wu, C. Lin, M. Chiang, et al. An enhanced 16nm CMOS technology featuring 2nd generation FinFET transistors and advanced Cu\/low-k interconnect for low power and high performance applications. In IEDM, pages 3.1.1--3.1.4, Dec 2014."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837313"},{"key":"e_1_3_2_1_14_1","first-page":"1.1.1","volume-title":"IEDM","author":"Yeric G.","year":"2015","unstructured":"G. Yeric. Moore's law at 50: Are we planning for retirement? In IEDM, pages 1.1.1--1.1.8, Dec 2015."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694914"}],"event":{"name":"ICCAD '16: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"Austin Texas","acronym":"ICCAD '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CS","IEEE-EDS Electronic Devices Society"]},"container-title":["Proceedings of the 35th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2980095","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2980095","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2980095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:12Z","timestamp":1750220592000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2980095"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,7]]},"references-count":15,"alternative-id":["10.1145\/2966986.2980095","10.1145\/2966986"],"URL":"https:\/\/doi.org\/10.1145\/2966986.2980095","relation":{},"subject":[],"published":{"date-parts":[[2016,11,7]]},"assertion":[{"value":"2016-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}