{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:40Z","timestamp":1750306180158,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,7,6]],"date-time":"2016-07-06T00:00:00Z","timestamp":1467763200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,7,6]]},"DOI":"10.1145\/2967878.2967889","type":"proceedings-article","created":{"date-parts":[[2016,9,12]],"date-time":"2016-09-12T13:33:45Z","timestamp":1473687225000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Power and Energy Efficient Standard Cells with CDM Logic Style for Optimization of Multiplier Structures"],"prefix":"10.1145","author":[{"given":"Mahdieh","family":"Grailoo","sequence":"first","affiliation":[{"name":"Dept. of Electrical & Computer Engineering, University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashish","family":"Joshi","sequence":"additional","affiliation":[{"name":"Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mounika","family":"Mulkalapally","sequence":"additional","affiliation":[{"name":"Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tooraj","family":"Nikoubin","sequence":"additional","affiliation":[{"name":"Dept. of Electrical & Computer Engineering, Texas Tech University, Lubbock, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,7,6]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"CMOS VLSI Design\" A Circuits and Systems Perspective","author":"Weste N. H. E.","year":"2011","unstructured":"N. H. E. Weste and D. M. Harris , \" CMOS VLSI Design\" A Circuits and Systems Perspective , 4 th ed., Boston : Addison-Wesley , 2011 . N. H. E. Weste and D. M. Harris, \"CMOS VLSI Design\" A Circuits and Systems Perspective, 4th ed., Boston: Addison-Wesley, 2011.","edition":"4"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.0893"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038166"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.860119"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"e_1_3_2_1_6_1","first-page":"1","article-title":"Cell design methodology (CDM) for balanced Carry--InverseCarry circuits in hybrid-CMOS logic style","author":"Nikoubin T.","year":"2013","unstructured":"T. Nikoubin , M. Grailoo and C. Li , \" Cell design methodology (CDM) for balanced Carry--InverseCarry circuits in hybrid-CMOS logic style ,\" International Journal of Electronics , pp. 1 -- 18 , 2013 . T. Nikoubin, M. Grailoo and C. Li, \"Cell design methodology (CDM) for balanced Carry--InverseCarry circuits in hybrid-CMOS logic style,\" International Journal of Electronics, pp. 1--18, 2013.","journal-title":"International Journal of Electronics"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1099"},{"key":"e_1_3_2_1_8_1","first-page":"1","article-title":"A New Cell Design Methodology for Balanced XOR--XNOR Circuits for Hybrid-CMOS Logic","volume":"5","year":"2009","unstructured":"Tooraj Nikoubin1, Fatemeh Eslami1, Amirali Baniasadi, and Keivan Navi1. \" A New Cell Design Methodology for Balanced XOR--XNOR Circuits for Hybrid-CMOS Logic \", Journal of All rights reserved Low Power Electronics Vol. 5 , pp. 1 -- 10 , 2009 . Tooraj Nikoubin1, Fatemeh Eslami1, Amirali Baniasadi, and Keivan Navi1. \"A New Cell Design Methodology for Balanced XOR--XNOR Circuits for Hybrid-CMOS Logic\", Journal of All rights reserved Low Power Electronics Vol. 5, pp. 1--10, 2009.","journal-title":"Journal of All rights reserved Low Power Electronics"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.49"},{"key":"e_1_3_2_1_10_1","first-page":"24","volume-title":"17th International Conference Mixed Design of Integrated Circuits and Systems","author":"Aliparast P.","year":"2010","unstructured":"P. Aliparast , Z. D. Koozehkanani , A. M. Khiavi , G. Karimian and H. B. Bahar . \" A New Very High Speed CMOS 4-2 Compressor for Fast Digital Arithmetic Circuits\" MIXDES , 17th International Conference Mixed Design of Integrated Circuits and Systems , pp. 24 -- 26 , 2010 . P. Aliparast, Z. D. Koozehkanani, A. M. Khiavi, G. Karimian and H. B. Bahar. \"A New Very High Speed CMOS 4-2 Compressor for Fast Digital Arithmetic Circuits\" MIXDES, 17th International Conference Mixed Design of Integrated Circuits and Systems, pp. 24--26, 2010."},{"volume-title":"Product Version 13.3","year":"2013","key":"e_1_3_2_1_11_1","unstructured":"Synopsys , Design Compiler UserGuide , Product Version 13.3 , April 2013 . Synopsys, Design Compiler UserGuide, Product Version 13.3, April 2013."},{"key":"e_1_3_2_1_12_1","unstructured":"Encounter \u00ae Library Characterizer User Guide Product Version 13.1 April 2013.  Encounter \u00ae Library Characterizer User Guide Product Version 13.1 April 2013."},{"key":"e_1_3_2_1_13_1","unstructured":"Encounter Power System Text Command Reference Product Version 13.1 April 2013  Encounter Power System Text Command Reference Product Version 13.1 April 2013"},{"key":"e_1_3_2_1_14_1","unstructured":"Liberty User Guides and Reference Manual Suite Version 2013.03  Liberty User Guides and Reference Manual Suite Version 2013.03"},{"key":"e_1_3_2_1_15_1","first-page":"2011","article-title":"Liberty\u2122 ncx user guide","author":"Synopsys Inc.","year":"2011","unstructured":"Synopsys Inc. , \" Liberty\u2122 ncx user guide ,\" F- 2011 .06 ed., 2011 . Synopsys Inc., \"Liberty\u2122 ncx user guide,\" F-2011.06 ed., 2011.","journal-title":"F-"},{"key":"e_1_3_2_1_16_1","unstructured":"Brunvand E. \"Digital VLSI Chip Design with Cadence and Synopsys CAD Tool \" Addison-Wesley 2010.   Brunvand E. \"Digital VLSI Chip Design with Cadence and Synopsys CAD Tool \" Addison-Wesley 2010."},{"key":"e_1_3_2_1_17_1","first-page":"1454","volume-title":"IEEE 35th Annual International Conference, vol., no.","author":"Martins I","year":"2013","unstructured":"Ming-zhong Li; Chio-In Leong; Man-Kay Law; Pui-In Mak; Mang- I Vai; Martins , R.P., \"Sub-threshold standard cell library design for ultra-low power biomedical applications,\" Engineering in Medicine and Biology Society (EMBC) , IEEE 35th Annual International Conference, vol., no. , pp. 1454 , 1457, 3-7 July 2013 . Ming-zhong Li; Chio-In Leong; Man-Kay Law; Pui-In Mak; Mang-I Vai; Martins, R.P., \"Sub-threshold standard cell library design for ultra-low power biomedical applications,\" Engineering in Medicine and Biology Society (EMBC), IEEE 35th Annual International Conference, vol., no., pp. 1454, 1457, 3-7 July 2013."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/264390"},{"key":"e_1_3_2_1_19_1","first-page":"8","article-title":"Multi-objective optimization techniques for VLSI circuits","volume":"1","author":"M.","year":"2011","unstructured":"Kashfi, F.; Hatami, S.; Pedram, M. , \" Multi-objective optimization techniques for VLSI circuits ,\" 12th International Symposium on Quality Electronic Design (ISQED) , vol., no., pp. 1 -- 8 , 14-16 March 2011 . Kashfi, F.; Hatami, S.; Pedram, M., \"Multi-objective optimization techniques for VLSI circuits,\" 12th International Symposium on Quality Electronic Design (ISQED), vol., no., pp. 1--8, 14-16 March 2011.","journal-title":"12th International Symposium on Quality Electronic Design (ISQED)"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","volume-title":"Low Power Design Essentials (Integrated Circuits and Systems)","author":"Rabaey J.","year":"2009","unstructured":"J. Rabaey , Low Power Design Essentials (Integrated Circuits and Systems) , 2009 . J. Rabaey, Low Power Design Essentials (Integrated Circuits and Systems), 2009."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2393717"}],"event":{"name":"ICCCNT '16: 7th International Conference on Computing Communication and Networking Technologies","sponsor":["University of North Texas University of North Texas"],"location":"Dallas TX USA","acronym":"ICCCNT '16"},"container-title":["Proceedings of the 7th International Conference on Computing Communication and Networking Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2967878.2967889","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2967878.2967889","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:49:58Z","timestamp":1750218598000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2967878.2967889"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,6]]},"references-count":21,"alternative-id":["10.1145\/2967878.2967889","10.1145\/2967878"],"URL":"https:\/\/doi.org\/10.1145\/2967878.2967889","relation":{},"subject":[],"published":{"date-parts":[[2016,7,6]]},"assertion":[{"value":"2016-07-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}