{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:39Z","timestamp":1750306179460,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,7,6]],"date-time":"2016-07-06T00:00:00Z","timestamp":1467763200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,7,6]]},"DOI":"10.1145\/2967878.2967913","type":"proceedings-article","created":{"date-parts":[[2016,9,12]],"date-time":"2016-09-12T13:33:45Z","timestamp":1473687225000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Designing of Random Access Memory Using Different IO Standard Technology"],"prefix":"10.1145","author":[{"given":"Anjan","family":"Kumar","sequence":"first","affiliation":[{"name":"GLA University, Mathura (U.P.), India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaurav Kumar","family":"Sharma","sequence":"additional","affiliation":[{"name":"GLA University, Mathura (U.P.), India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tarun","family":"Agrawal","sequence":"additional","affiliation":[{"name":"GLA University Mathura (U.P.), India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Divya","family":"Agrawal","sequence":"additional","affiliation":[{"name":"GLA University Mathura (U.P.), India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,7,6]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"2nd International Conference on \"Computing for Sustainable Global Development\", 11th-13th","author":"Ravinder","year":"2015","unstructured":"Ravinder kaur, Jagdish kumar, Sumita Nagah , Bishwajeet Pandey , Kavita Goswami , \" IO Standard Based Low Power Memory Design and Implementation on FPGA\" , 2nd International Conference on \"Computing for Sustainable Global Development\", 11th-13th March , 2015 . Ravinder kaur, Jagdish kumar, Sumita Nagah, Bishwajeet Pandey, Kavita Goswami, \"IO Standard Based Low Power Memory Design and Implementation on FPGA\", 2nd International Conference on \"Computing for Sustainable Global Development\", 11th-13th March, 2015."},{"key":"e_1_3_2_1_2_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE), 2012","author":"Loi L","year":"2012","unstructured":"Weis, L Loi , L. Benini and N. Wehn , \" An Energy Efficient DRAM Subsystem for 3D integrated SoCs\", Design , Automation & Test in Europe Conference & Exhibition (DATE), 2012 . IEEE, 2012 . Weis, L Loi, L. Benini and N. Wehn, \"An Energy Efficient DRAM Subsystem for 3D integrated SoCs\", Design, Automation & Test in Europe Conference & Exhibition (DATE), 2012. IEEE, 2012."},{"key":"e_1_3_2_1_3_1","volume-title":"International Conference on Reliability, Optimization and Information Technology - ICROIT","author":"Pandey Bishwajeet","year":"2014","unstructured":"Sweety, Bishwajeet Pandey , Tanesh Kumar , Teerath Das , \" Design of Power Optimized Memory Circuit Using High Speed Transreceiver Logic 10 Standard on 28nm Field Programmable Gate Array\" , International Conference on Reliability, Optimization and Information Technology - ICROIT 2014 , India. Sweety, Bishwajeet Pandey, Tanesh Kumar, Teerath Das, \"Design of Power Optimized Memory Circuit Using High Speed Transreceiver Logic 10 Standard on 28nm Field Programmable Gate Array\", International Conference on Reliability, Optimization and Information Technology - ICROIT 2014, India."},{"key":"e_1_3_2_1_4_1","volume-title":"IEEE Access","author":"Extending WEI WEI, KAZUTERU NAMBA, FABRIZIO LOMBARDI","year":"2013","unstructured":"WEI WEI, KAZUTERU NAMBA, FABRIZIO LOMBARDI , \" Extending Non- Volatile Operation to DRAM cells\" , IEEE Access November 1, 2013 . WEI WEI, KAZUTERU NAMBA, FABRIZIO LOMBARDI, \"Extending Non- Volatile Operation to DRAM cells\", IEEE Access November 1, 2013."},{"key":"e_1_3_2_1_5_1","volume-title":"IEEE","author":"Xiaowei","year":"2010","unstructured":"Xiaowei Han*, Stanley L. Chen , Lihua Wu , Yan Zhao , Yan Li \" Design and Verification of Distributed RAM Using Look-Up Tables in an SOI-Based FPGA\", Solid-State and Integrated Circuit Technology (ICSICT),10th IEEE International Conference on . IEEE , 2010 . Xiaowei Han*, Stanley L. Chen, Lihua Wu, Yan Zhao, Yan Li \"Design and Verification of Distributed RAM Using Look-Up Tables in an SOI-Based FPGA\", Solid-State and Integrated Circuit Technology (ICSICT),10th IEEE International Conference on. IEEE, 2010."},{"key":"e_1_3_2_1_6_1","volume-title":"2nd International Conference on \"Computing for Sustainable Global Development\", 11th-13th","author":"Gaurav","year":"2015","unstructured":"Gaurav verma, Aditi Moudgil , Kanika Garg , Bishwajeet Pandey , \" Thermal and Power Aware Internet of Things Enable RAM Design on FPGA\" , 2nd International Conference on \"Computing for Sustainable Global Development\", 11th-13th March , 2015 . Gaurav verma, Aditi Moudgil, Kanika Garg, Bishwajeet Pandey, \"Thermal and Power Aware Internet of Things Enable RAM Design on FPGA\", 2nd International Conference on \"Computing for Sustainable Global Development\", 11th-13th March, 2015."},{"key":"e_1_3_2_1_7_1","volume-title":"IEEE Conference on Information and Communication Technologies(ICT)","author":"Low Power Sequential Circuit Clock Gated","year":"2013","unstructured":"Dev, M., Baghel, D., Pattanaik, M., Shukla, A., \" Clock Gated Low Power Sequential Circuit Design\" , IEEE Conference on Information and Communication Technologies(ICT) , 11-12 April , 2013 . Dev, M., Baghel, D., Pattanaik, M., Shukla, A., \"Clock Gated Low Power Sequential Circuit Design\", IEEE Conference on Information and Communication Technologies(ICT), 11-12 April, 2013."},{"key":"e_1_3_2_1_8_1","first-page":"2011","article-title":"VHDL Design of FPGA Arithmetic Processor","volume":"11","author":"U.","unstructured":"Kaliamurthy, S., Sowmmiya, U. , \" VHDL Design of FPGA Arithmetic Processor \" Global International Journal of Researches in Electronics and Communication Engineering vol. 11 , no., Nov. 2011 . Kaliamurthy, S., Sowmmiya, U., \"VHDL Design of FPGA Arithmetic Processor\" Global International Journal of Researches in Electronics and Communication Engineering vol. 11, no., Nov. 2011.","journal-title":"Global International Journal of Researches in Electronics and Communication Engineering"},{"volume-title":"2nd International Conference on Network and Computer Science (ICNCS)","year":"2013","key":"e_1_3_2_1_9_1","unstructured":"Pandey, B., and Pattanaik, M ., \" Clock Gating Aware Low Power ALU Design and Implementation on FPGA \", 2nd International Conference on Network and Computer Science (ICNCS) , Singapore , April 1-2, 2013 . Pandey, B., and Pattanaik, M., \"Clock Gating Aware Low Power ALU Design and Implementation on FPGA\", 2nd International Conference on Network and Computer Science (ICNCS), Singapore, April 1-2, 2013."},{"key":"e_1_3_2_1_10_1","first-page":"99","volume-title":"IEEE Symp. VLSI Circuits","author":"Huang L.-Y.","unstructured":"L.-Y. Huang , \"ReRAM-based 4T2 R Nonvolatile TCAM with 7x NVM- Stress Reduction , and 4x Improvement in Speed-Word Length-Capacity for Normally-Off Instant-On Filter-Based Search Engines Used in Big-Data Processing\" , IEEE Symp. VLSI Circuits , pp. 99 -- 100 L.-Y. Huang, \"ReRAM-based 4T2R Nonvolatile TCAM with 7x NVM-Stress Reduction, and 4x Improvement in Speed-Word Length-Capacity for Normally-Off Instant-On Filter-Based Search Engines Used in Big-Data Processing\", IEEE Symp. VLSI Circuits, pp. 99--100"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"e_1_3_2_1_12_1","volume-title":"8T based SRAM cell and related method U.S. Patent IN920130 218 US1","author":"Kushwah C. B.","year":"2013","unstructured":"C. B. Kushwah , D. Dwivedi and N. Sathisha , \" 8T based SRAM cell and related method U.S. Patent IN920130 218 US1 \", 2013 . C. B. Kushwah, D. Dwivedi and N. Sathisha, \"8T based SRAM cell and related method U.S. Patent IN920130 218 US1\", 2013."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265265"},{"key":"e_1_3_2_1_15_1","volume-title":"2nd International Conference on \"Computing for Sustainable Global Development\", 11th-13th","author":"Gaurav","year":"2015","unstructured":"Gaurav verma, Aditi Moudgil , Kanika Garg , Bishwajeet Pandey , \" Thermal and Power Aware Internet of Things Enable RAM Design on FPGA\" , 2nd International Conference on \"Computing for Sustainable Global Development\", 11th-13th March , 2015 . Gaurav verma, Aditi Moudgil, Kanika Garg, Bishwajeet Pandey, \"Thermal and Power Aware Internet of Things Enable RAM Design on FPGA\", 2nd International Conference on \"Computing for Sustainable Global Development\", 11th-13th March, 2015."}],"event":{"name":"ICCCNT '16: 7th International Conference on Computing Communication and Networking Technologies","sponsor":["University of North Texas University of North Texas"],"location":"Dallas TX USA","acronym":"ICCCNT '16"},"container-title":["Proceedings of the 7th International Conference on Computing Communication and Networking Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2967878.2967913","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2967878.2967913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:49:58Z","timestamp":1750218598000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2967878.2967913"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,6]]},"references-count":15,"alternative-id":["10.1145\/2967878.2967913","10.1145\/2967878"],"URL":"https:\/\/doi.org\/10.1145\/2967878.2967913","relation":{},"subject":[],"published":{"date-parts":[[2016,7,6]]},"assertion":[{"value":"2016-07-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}