{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:27:09Z","timestamp":1750505229871,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,9,11]],"date-time":"2016-09-11T00:00:00Z","timestamp":1473552000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,9,11]]},"DOI":"10.1145\/2967938.2967954","type":"proceedings-article","created":{"date-parts":[[2016,8,31]],"date-time":"2016-08-31T12:32:08Z","timestamp":1472646728000},"page":"351-362","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["CAF"],"prefix":"10.1145","author":[{"given":"Yipeng","family":"Wang","sequence":"first","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]},{"given":"Ren","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Corperation, Hillsboro, OR, USA"}]},{"given":"Andrew","family":"Herdrich","sequence":"additional","affiliation":[{"name":"Intel Corperation, Hillsboro, OR, USA"}]},{"given":"James","family":"Tsai","sequence":"additional","affiliation":[{"name":"Intel Corperation, Hillsboro, OR, USA"}]},{"given":"Yan","family":"Solihin","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Technical report","author":"Software Architecture IQ DPAA","year":"2012","unstructured":"Qor IQ DPAA Primer for Software Architecture . Technical report , Freescale Semiconductor Inc , 2012 . QorIQ DPAA Primer for Software Architecture. Technical report, Freescale Semiconductor Inc, 2012."},{"key":"e_1_3_2_1_2_1","volume-title":"Intel Corp","author":"Development Kit Data Plane","year":"2015","unstructured":"Data Plane Development Kit : Programmer's Guide. Technical report , Intel Corp , 2015 . Data Plane Development Kit: Programmer's Guide. Technical report, Intel Corp, 2015."},{"key":"e_1_3_2_1_3_1","volume-title":"A cache technique for synchronization variables in highly parallel, shared memory systems","author":"Berke W.","year":"1988","unstructured":"W. Berke . A cache technique for synchronization variables in highly parallel, shared memory systems . In Courant Institute of Mathematical Sciences , 1988 . W. Berke. A cache technique for synchronization variables in highly parallel, shared memory systems. In Courant Institute of Mathematical Sciences, 1988."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209958"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-7908-2604-3_16"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854337"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 6th Conference on Symposium on Opearting Systems Design & Implementation","author":"Dean J.","year":"2004","unstructured":"J. Dean and S. Ghemawat . Mapreduce: Simplified data processing on large clusters . In Proceedings of the 6th Conference on Symposium on Opearting Systems Design & Implementation , 2004 . J. Dean and S. Ghemawat. Mapreduce: Simplified data processing on large clusters. In Proceedings of the 6th Conference on Symposium on Opearting Systems Design & Implementation, 2004."},{"key":"e_1_3_2_1_9_1","volume-title":"Design Patterns for Packet Processing Applications on Multi-core Intel Architecture Processors . Technical report","author":"Dumitrescu C. F.","year":"2008","unstructured":"C. F. Dumitrescu . Design Patterns for Packet Processing Applications on Multi-core Intel Architecture Processors . Technical report , Intel Corp ., 2008 . C. F. Dumitrescu. Design Patterns for Packet Processing Applications on Multi-core Intel Architecture Processors . Technical report, Intel Corp., 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345215"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68188"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482789"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2010.10"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874721"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.553274"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250683"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/69624.357207"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360132"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202699"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470368"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014899"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.121510"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_25_1","volume-title":"UCI machine learning repository","author":"Lichman M.","year":"2013","unstructured":"M. Lichman . UCI machine learning repository , 2013 . M. Lichman. UCI machine learning repository, 2013."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/248052.248106"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503224"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1214\/aos\/1176345513"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782853"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/166955.166985"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736055"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/7503.003.0040"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2668930.2688048"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/378580.378611"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2806777.2806778"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039405"}],"event":{"name":"PACT '16: International Conference on Parallel Architectures and Compilation","sponsor":["IFIP WG 10.3 IFIP WG 10.3","IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing"],"location":"Haifa Israel","acronym":"PACT '16"},"container-title":["Proceedings of the 2016 International Conference on Parallel Architectures and Compilation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2967938.2967954","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2967938.2967954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:49:59Z","timestamp":1750218599000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2967938.2967954"}},"subtitle":["Core to Core Communication Acceleration Framework"],"short-title":[],"issued":{"date-parts":[[2016,9,11]]},"references-count":37,"alternative-id":["10.1145\/2967938.2967954","10.1145\/2967938"],"URL":"https:\/\/doi.org\/10.1145\/2967938.2967954","relation":{},"subject":[],"published":{"date-parts":[[2016,9,11]]},"assertion":[{"value":"2016-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}