{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T18:05:18Z","timestamp":1758477918507,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,9,11]],"date-time":"2016-09-11T00:00:00Z","timestamp":1473552000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,9,11]]},"DOI":"10.1145\/2967938.2967958","type":"proceedings-article","created":{"date-parts":[[2016,8,31]],"date-time":"2016-08-31T12:32:08Z","timestamp":1472646728000},"page":"113-124","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Accelerating Linked-list Traversal Through Near-Data Processing"],"prefix":"10.1145","author":[{"given":"Byungchul","family":"Hong","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}]},{"given":"Gwangsun","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}]},{"given":"Yongkee","family":"Kwon","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Hongsik","family":"Kim","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"John","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}]}],"member":"320","published-online":{"date-parts":[[2016,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.30"},{"key":"e_1_3_2_1_2_1","first-page":"74","article-title":"McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling","author":"Ahn J.","year":"2013","unstructured":"J. Ahn , \" McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling ,\" in ISPASS , 2013 , pp. 74 -- 85 . J. Ahn et al., \"McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling,\" in ISPASS, 2013, pp. 74--85.","journal-title":"ISPASS"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750397"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254766"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2013.6544839"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989323.1989328"},{"key":"e_1_3_2_1_12_1","first-page":"70","article-title":"Impulse: Building a smarter memory controller","author":"Carter J.","year":"1999","unstructured":"J. Carter , \" Impulse: Building a smarter memory controller ,\" in HPCA , 1999 , pp. 70 -- 79 . J. Carter et al., \"Impulse: Building a smarter memory controller,\" in HPCA, 1999, pp. 70--79.","journal-title":"HPCA"},{"key":"e_1_3_2_1_13_1","first-page":"33","article-title":"CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory","author":"Chen K.","year":"2012","unstructured":"K. Chen , \" CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory ,\" in DATE , 2012 , pp. 33 -- 38 . K. Chen et al., \"CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory,\" in DATE, 2012, pp. 33--38.","journal-title":"DATE"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.8"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2643033"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1275004"},{"key":"e_1_3_2_1_17_1","volume-title":"Memcached: a distributed memory object caching system","author":"Fitzpatrick B.","year":"2011","unstructured":"B. Fitzpatrick and A. Vorobey , \" Memcached: a distributed memory object caching system ,\" 2011 . B. Fitzpatrick and A. Vorobey, \"Memcached: a distributed memory object caching system,\" 2011."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"e_1_3_2_1_19_1","first-page":"126","article-title":"HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing","author":"Gao M.","year":"2016","unstructured":"M. Gao , \" HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing ,\" in HPCA , 2016 , pp. 126 -- 137 . M. Gao et al., \"HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing,\" in HPCA, 2016, pp. 126--137.","journal-title":"HPCA"},{"key":"e_1_3_2_1_20_1","volume-title":"3d-stacked memory-side acceleration: Accelerator and system design,\" in In the Workshop on Near-Data Processing (WoNDP)","author":"Guo Q.","year":"2014","unstructured":"Q. Guo , \" 3d-stacked memory-side acceleration: Accelerator and system design,\" in In the Workshop on Near-Data Processing (WoNDP) , 2014 . Q. Guo et al., \"3d-stacked memory-side acceleration: Accelerator and system design,\" in In the Workshop on Near-Data Processing (WoNDP), 2014."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541951"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189209"},{"key":"e_1_3_2_1_23_1","volume-title":"Adaptive and Flexible Key-Value Stores Through Soft Data Partitioning,\" in ICCD","author":"Hong B.","year":"2016","unstructured":"B. Hong , \" Adaptive and Flexible Key-Value Stores Through Soft Data Partitioning,\" in ICCD , 2016 . B. Hong et al., \"Adaptive and Flexible Key-Value Stores Through Soft Data Partitioning,\" in ICCD, 2016."},{"key":"e_1_3_2_1_24_1","unstructured":"Hybrid Memory Cube Consortium \"Hybrid Memory Cube Specification 2.0 \" 2014.  Hybrid Memory Cube Consortium \"Hybrid Memory Cube Specification 2.0 \" 2014."},{"key":"e_1_3_2_1_25_1","unstructured":"Intel \"Increasing Memory Throughput With Intel Streaming SIMD Extensions 4 (Intel SSE4) Streaming Load \" in White Paper 2008.  Intel \"Increasing Memory Throughput With Intel Streaming SIMD Extensions 4 (Intel SSE4) Streaming Load \" in White Paper 2008."},{"key":"e_1_3_2_1_26_1","unstructured":"Intel \"Intel 64 and IA-32 Architectures Software Developer's Manual \" 2014.  Intel \"Intel 64 and IA-32 Architectures Software Developer's Manual \" 2014."},{"key":"e_1_3_2_1_27_1","unstructured":"Intel \"Intel Virtualization Technology for Directed I\/O \" Architecture Specification 2014.  Intel \"Intel Virtualization Technology for Directed I\/O \" Architecture Specification 2014."},{"key":"e_1_3_2_1_28_1","volume-title":"Hybrid memory cube new DRAM architecture increases density and performance,\" in Symposium on VLSI Technology","author":"Jeddeloh J.","year":"2012","unstructured":"J. Jeddeloh , \" Hybrid memory cube new DRAM architecture increases density and performance,\" in Symposium on VLSI Technology , 2012 . J. Jeddeloh et al., \"Hybrid memory cube new DRAM architecture increases density and performance,\" in Symposium on VLSI Technology, 2012."},{"key":"e_1_3_2_1_29_1","first-page":"86","article-title":"A detailed and flexible cycle-accurate Network-on-Chip simulator","author":"Jiang N.","year":"2013","unstructured":"N. Jiang , \" A detailed and flexible cycle-accurate Network-on-Chip simulator ,\" in ISPASS , 2013 , pp. 86 -- 96 . N. Jiang et al., \"A detailed and flexible cycle-accurate Network-on-Chip simulator,\" in ISPASS, 2013, pp. 86--96.","journal-title":"ISPASS"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378608"},{"key":"e_1_3_2_1_31_1","first-page":"145","article-title":"Memory-centric system interconnect design with hybrid memory cubes","author":"Kim G.","year":"2013","unstructured":"G. Kim , \" Memory-centric system interconnect design with hybrid memory cubes ,\" in PACT , 2013 , pp. 145 -- 156 . G. Kim et al., \"Memory-centric system interconnect design with hybrid memory cubes,\" in PACT, 2013, pp. 145--156.","journal-title":"PACT"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818985"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540748"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.42"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155662"},{"key":"e_1_3_2_1_38_1","volume-title":"A processing in memory taxonomy and a case for studying fixed-function pim,\" in Workshop on Near-Data Processing (WoNDP)","author":"Loh G.","year":"2013","unstructured":"G. Loh , \" A processing in memory taxonomy and a case for studying fixed-function pim,\" in Workshop on Near-Data Processing (WoNDP) , 2013 . G. Loh et al., \"A processing in memory taxonomy and a case for studying fixed-function pim,\" in Workshop on Near-Data Processing (WoNDP), 2013."},{"key":"e_1_3_2_1_39_1","volume-title":"Introducing to the graph 500,\" Cray User's Group (CUG)","author":"Murphy R. C.","year":"2010","unstructured":"R. C. Murphy , \" Introducing to the graph 500,\" Cray User's Group (CUG) , 2010 . R. C. Murphy et al., \"Introducing to the graph 500,\" Cray User's Group (CUG), 2010."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818982"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"crossref","unstructured":"J. T. Pawlowski \"Hybrid Memory Cube (HMC) \" in Hot Chips 2011.  J. T. Pawlowski \"Hybrid Memory Cube (HMC) \" in Hot Chips 2011.","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_44_1","first-page":"190","article-title":"NDC: Analyzing the impact of 3D-stacked memory+ logic devices on MapReduce workloads","author":"Pugsley S. H.","year":"2014","unstructured":"S. H. Pugsley , \" NDC: Analyzing the impact of 3D-stacked memory+ logic devices on MapReduce workloads ,\" in ISPASS , 2014 , pp. 190 -- 200 . S. H. Pugsley et al., \"NDC: Analyzing the impact of 3D-stacked memory+ logic devices on MapReduce workloads,\" in ISPASS, 2014, pp. 190--200.","journal-title":"ISPASS"},{"key":"e_1_3_2_1_45_1","unstructured":"Samsung \"Samsung announces IMDB memory.\" {Online}. Available: http:\/\/www.techeye.net\/business\/samsung-announces-imdb-memory-with-ndp-hbm-too  Samsung \"Samsung announces IMDB memory.\" {Online}. Available: http:\/\/www.techeye.net\/business\/samsung-announces-imdb-memory-with-ndp-hbm-too"},{"key":"e_1_3_2_1_46_1","unstructured":"G. Sandhu \"DRAM scaling and bandwidth challenges \" in NSF Workshop on Emerging Technologies for Interconnects (WETI) 2012.  G. Sandhu \"DRAM scaling and bandwidth challenges \" in NSF Workshop on Emerging Technologies for Interconnects (WETI) 2012."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/503205.503206"}],"event":{"name":"PACT '16: International Conference on Parallel Architectures and Compilation","sponsor":["IFIP WG 10.3 IFIP WG 10.3","IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing"],"location":"Haifa Israel","acronym":"PACT '16"},"container-title":["Proceedings of the 2016 International Conference on Parallel Architectures and Compilation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2967938.2967958","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2967938.2967958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:49:59Z","timestamp":1750218599000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2967938.2967958"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9,11]]},"references-count":48,"alternative-id":["10.1145\/2967938.2967958","10.1145\/2967938"],"URL":"https:\/\/doi.org\/10.1145\/2967938.2967958","relation":{},"subject":[],"published":{"date-parts":[[2016,9,11]]},"assertion":[{"value":"2016-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}