{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:34:51Z","timestamp":1763458491046,"version":"3.45.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,9,11]],"date-time":"2017-09-11T00:00:00Z","timestamp":1505088000000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["13-02641"],"award-info":[{"award-number":["13-02641"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007245","name":"Microelectronics Advanced Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007245","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,9,11]]},"DOI":"10.1145\/2967938.2976039","type":"proceedings-article","created":{"date-parts":[[2016,8,31]],"date-time":"2016-08-31T08:32:08Z","timestamp":1472632328000},"page":"443-445","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["POSTER"],"prefix":"10.1145","author":[{"given":"Prakalp","family":"Srivastava","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Champaign, IL, USA"}]},{"given":"Maria","family":"Kotsifakou","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Champaign, IL, USA"}]},{"given":"Matthew D.","family":"Sinclair","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Champaign, IL, USA"}]},{"given":"Rakesh","family":"Komuravelli","sequence":"additional","affiliation":[{"name":"Qualcomm Technologies Inc., San Diego, CA, USA"}]},{"given":"Vikram","family":"Adve","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Champaign, IL, USA"}]},{"given":"Sarita","family":"Adve","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Champaign, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"HSAIL. http:\/\/www.hsafoundation.com\/standards\/. Accessed:today."},{"key":"e_1_3_2_1_2_1","unstructured":"Intel. https:\/\/software.intel.com\/en-us\/intel-opencl. Accessed:today."},{"key":"e_1_3_2_1_3_1","unstructured":"Khronos Group. SPIR 1.0 Specification for OpenCL. http:\/\/www.khronos.org\/registry\/cl\/specs\/spir_spec-1.0-provisional.pdf."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_5_1","unstructured":"Nvidia Compute. PTX: Parallel thread execution isa version 2.3. http:\/\/developer.download.nvidia.com\/compute\/DevZone\/docs\/html\/C\/doc\/ptx_isa_2.3.pdf 2011."},{"key":"e_1_3_2_1_6_1","volume-title":"Department of Computer Science","author":"Srivastava P.","year":"2016","unstructured":"P. Srivastava, M. Kotsifakou, M. Sinclair, R. Komuravelli, V. Adve, and S. Adve. hVISC: A portable abstraction for heterogeneous parallel systems. Technical report, Department of Computer Science, University of Illinois at Urbana-Champaign, 2016."},{"key":"e_1_3_2_1_7_1","volume-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","author":"Stratton J. A.","year":"2012","unstructured":"J. A. Stratton, C. Rodrigues, I.-J. Sung, N. Obeid, L.-W. Chang, N. Anssari, G. D. Liu, and W.-M. W. Hwu. Parboil: A revised benchmark suite for scientific and commercial throughput computing. Center for Reliable and High-Performance Computing, 2012."}],"event":{"name":"PACT '16: International Conference on Parallel Architectures and Compilation","sponsor":["IFIP WG 10.3 IFIP WG 10.3","IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing"],"location":"Haifa Israel","acronym":"PACT '16"},"container-title":["Proceedings of the 2016 International Conference on Parallel Architectures and Compilation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2967938.2976039","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2967938.2976039","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2967938.2976039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:26:48Z","timestamp":1763458008000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2967938.2976039"}},"subtitle":["hVISC: A Portable Abstraction for Heterogeneous Parallel Systems"],"short-title":[],"issued":{"date-parts":[[2016,9,11]]},"references-count":7,"alternative-id":["10.1145\/2967938.2976039","10.1145\/2967938"],"URL":"https:\/\/doi.org\/10.1145\/2967938.2976039","relation":{},"subject":[],"published":{"date-parts":[[2016,9,11]]},"assertion":[{"value":"2016-09-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}