{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:31Z","timestamp":1750306171954,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":56,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Singapore Ministry of Education Academic Research Fund Tier 2 MOE2014-T2-2-129"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1145\/2968455.2968506","type":"proceedings-article","created":{"date-parts":[[2016,10,13]],"date-time":"2016-10-13T19:25:51Z","timestamp":1476386751000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["LOCUS"],"prefix":"10.1145","author":[{"given":"Cheng","family":"Tan","sequence":"first","affiliation":[{"name":"National University of Singapore"}]},{"given":"Aditi","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"given":"Vanchinathan","family":"Venkataramani","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"given":"Manupa","family":"Karunaratne","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2016,10]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Amber Arm-Compatible Core. http:\/\/goo.gl\/jshd3q.  Amber Arm-Compatible Core. http:\/\/goo.gl\/jshd3q."},{"key":"e_1_3_2_1_2_1","unstructured":"AR Glasses SDK. http:\/\/goo.gl\/o9Y5YM.  AR Glasses SDK. http:\/\/goo.gl\/o9Y5YM."},{"key":"e_1_3_2_1_3_1","unstructured":"ECG Processing - R-Peaks Detection. http:\/\/goo.gl\/oybn8c.  ECG Processing - R-Peaks Detection. http:\/\/goo.gl\/oybn8c."},{"key":"e_1_3_2_1_4_1","unstructured":"Gartner Inc. http:\/\/goo.gl\/tvinzf.  Gartner Inc. http:\/\/goo.gl\/tvinzf."},{"key":"e_1_3_2_1_5_1","unstructured":"Google Glass. https:\/\/goo.gl\/2VDMyO.  Google Glass. https:\/\/goo.gl\/2VDMyO."},{"key":"e_1_3_2_1_6_1","unstructured":"Google Glass SDK. https:\/\/goo.gl\/jWeUh5.  Google Glass SDK. https:\/\/goo.gl\/jWeUh5."},{"key":"e_1_3_2_1_7_1","unstructured":"Google's Fused Location API. https:\/\/goo.gl\/fackd8.  Google's Fused Location API. https:\/\/goo.gl\/fackd8."},{"key":"e_1_3_2_1_8_1","unstructured":"HERE Maps. http:\/\/goo.gl\/lVPqux.  HERE Maps. http:\/\/goo.gl\/lVPqux."},{"key":"e_1_3_2_1_9_1","unstructured":"Ineda Dhanush WPU. http:\/\/goo.gl\/SFml7h.  Ineda Dhanush WPU. http:\/\/goo.gl\/SFml7h."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel Xeon Phi. http:\/\/goo.gl\/8jxtzr.  Intel Xeon Phi. http:\/\/goo.gl\/8jxtzr."},{"key":"e_1_3_2_1_11_1","unstructured":"LG G Watch. http:\/\/goo.gl\/5BZ5zD.  LG G Watch. http:\/\/goo.gl\/5BZ5zD."},{"key":"e_1_3_2_1_12_1","unstructured":"Lg Watch Urbane w150. http:\/\/goo.gl\/qg76vg.  Lg Watch Urbane w150. http:\/\/goo.gl\/qg76vg."},{"key":"e_1_3_2_1_13_1","unstructured":"Moto 360. http:\/\/goo.gl\/N1jquY.  Moto 360. http:\/\/goo.gl\/N1jquY."},{"key":"e_1_3_2_1_14_1","unstructured":"MPICH. https:\/\/www.mpich.org\/.  MPICH. https:\/\/www.mpich.org\/."},{"key":"e_1_3_2_1_15_1","unstructured":"Odroid-XU3. http:\/\/goo.gl\/vhPocF.  Odroid-XU3. http:\/\/goo.gl\/vhPocF."},{"key":"e_1_3_2_1_16_1","unstructured":"Offline Navigation. http:\/\/goo.gl\/Bmeljs.  Offline Navigation. http:\/\/goo.gl\/Bmeljs."},{"key":"e_1_3_2_1_17_1","unstructured":"ORA by Optinvent. http:\/\/optinvent.com\/.  ORA by Optinvent. http:\/\/optinvent.com\/."},{"key":"e_1_3_2_1_18_1","unstructured":"Qualcomm Snapdragon 400. https:\/\/goo.gl\/aja771.  Qualcomm Snapdragon 400. https:\/\/goo.gl\/aja771."},{"key":"e_1_3_2_1_19_1","unstructured":"Samsung Gear S. http:\/\/goo.gl\/aE6ApL.  Samsung Gear S. http:\/\/goo.gl\/aE6ApL."},{"key":"e_1_3_2_1_20_1","unstructured":"Samsung Gear SDK. http:\/\/goo.gl\/cT4qXJ.  Samsung Gear SDK. http:\/\/goo.gl\/cT4qXJ."},{"key":"e_1_3_2_1_21_1","unstructured":"SmartWatch 2 APIs. https:\/\/goo.gl\/IBGTmg.  SmartWatch 2 APIs. https:\/\/goo.gl\/IBGTmg."},{"key":"e_1_3_2_1_22_1","unstructured":"Snapdragon 400 Chip Cost. http:\/\/goo.gl\/YAIqzJ.  Snapdragon 400 Chip Cost. http:\/\/goo.gl\/YAIqzJ."},{"key":"e_1_3_2_1_23_1","unstructured":"Sony SmartWatch 3. http:\/\/goo.gl\/qrV8ux.  Sony SmartWatch 3. http:\/\/goo.gl\/qrV8ux."},{"volume-title":"ISPASS'09","author":"Agarwal N.","key":"e_1_3_2_1_24_1","unstructured":"N. Agarwal : A detailed on-chip network model inside a full-system simulator . In ISPASS'09 . N. Agarwal et al. GARNET: A detailed on-chip network model inside a full-system simulator. In ISPASS'09."},{"volume-title":"ISSCC'08","author":"Bell S.","key":"e_1_3_2_1_25_1","unstructured":"S. Bell : A 64-core soc with mesh interconnect . In ISSCC'08 . S. Bell et al. Tile64-processor: A 64-core soc with mesh interconnect. In ISSCC'08."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_27_1","unstructured":"C.-H. O. Chen etal SMART: a single-cycle reconfigurable NoC for SoC applications. In DATE'13.   C.-H. O. Chen et al. SMART: a single-cycle reconfigurable NoC for SoC applications. In DATE'13 ."},{"volume-title":"ICCAD'13","author":"Chen L.","key":"e_1_3_2_1_28_1","unstructured":"L. Chen A just-in-time customizable processor . In ICCAD'13 . L. Chen et al. A just-in-time customizable processor. In ICCAD'13."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.5"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-1070-9"},{"key":"e_1_3_2_1_32_1","volume-title":"Recognition, Analysis, and Tracking of Faces and Gestures in Real-Time Systems","author":"Corradini A.","year":"2001","unstructured":"A. Corradini . Dynamic time warping for off-line recognition of a small gesture vocabulary. In Recognition, Analysis, and Tracking of Faces and Gestures in Real-Time Systems , 2001 . A. Corradini. Dynamic time warping for off-line recognition of a small gesture vocabulary. In Recognition, Analysis, and Tracking of Faces and Gestures in Real-Time Systems, 2001."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1990.205103"},{"key":"e_1_3_2_1_34_1","unstructured":"A. Y. Dogan etal Multi-core architecture design for ultra-low-power wearable health monitoring systems. In DATE'12.   A. Y. Dogan et al. Multi-core architecture design for ultra-low-power wearable health monitoring systems. In DATE'12."},{"key":"e_1_3_2_1_35_1","volume-title":"Communicating Processing Architectures","author":"Duller A.","year":"2003","unstructured":"A. Duller Parallel processing-the picoChip way . Communicating Processing Architectures , 2003 . A. Duller et al. Parallel processing-the picoChip way. Communicating Processing Architectures, 2003."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10851-006-0647-0"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"issue":"13","key":"e_1_3_2_1_38_1","first-page":"11","volume":"6","author":"Gwennap L.","year":"2011","unstructured":"L. Gwennap . Adapteva: More flops, less watts. Microprocessor Report , 6 ( 13 ): 11 -- 02 , 2011 . L. Gwennap. Adapteva: More flops, less watts. Microprocessor Report, 6(13):11--02, 2011.","journal-title":"Microprocessor Report"},{"volume-title":"ISSCC'10","author":"Howard J.","key":"e_1_3_2_1_39_1","unstructured":"J. Howard A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS . In ISSCC'10 . J. Howard et al. A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. In ISSCC'10."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.33"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.162"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-74048-3","volume-title":"Dynamic time warping. Information retrieval for music and motion","author":"M\u00fcller M.","year":"2007","unstructured":"M. M\u00fcller . Dynamic time warping. Information retrieval for music and motion , 2007 . M. M\u00fcller. Dynamic time warping. Information retrieval for music and motion, 2007."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.451.0085"},{"key":"e_1_3_2_1_47_1","unstructured":"J. Psota and A. Agarwal. rmpi: Message passing on multicore processors with on-chip interconnect. In HiPEAC'08.   J. Psota and A. Agarwal. rmpi: Message passing on multicore processors with on-chip interconnect. In HiPEAC'08."},{"key":"e_1_3_2_1_48_1","author":"Sakoe H.","year":"1978","unstructured":"H. Sakoe and S. Chiba . Dynamic programming algorithm optimization for spoken word recognition. Acoustics, Speech and Signal Processing, IEEE Transactions on , 1978 . H. Sakoe and S. Chiba. Dynamic programming algorithm optimization for spoken word recognition. Acoustics, Speech and Signal Processing, IEEE Transactions on, 1978.","journal-title":"Dynamic programming algorithm optimization for spoken word recognition. Acoustics, Speech and Signal Processing, IEEE Transactions on"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2668332.2668343"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/34.57669"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_53_1","unstructured":"S. V. Tota etal MEDEA: a hybrid shared-memory\/message-passing multiprocessor noc-based architecture. In DATE'10.   S. V. Tota et al. MEDEA: a hybrid shared-memory\/message-passing multiprocessor noc-based architecture. In DATE'10."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996764"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023844"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"}],"event":{"name":"ESWEEK'16: TWELFTH EMBEDDED SYSTEM WEEK","acronym":"ESWEEK'16","location":"Pittsburgh Pennsylvania"},"container-title":["Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2968455.2968506","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2968455.2968506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:40:10Z","timestamp":1750218010000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2968455.2968506"}},"subtitle":["low-power customizable many-core architecture for wearables"],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":56,"alternative-id":["10.1145\/2968455.2968506","10.1145\/2968455"],"URL":"https:\/\/doi.org\/10.1145\/2968455.2968506","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]},"assertion":[{"value":"2016-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}