{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:30Z","timestamp":1750306170879,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1145\/2968456.2968460","type":"proceedings-article","created":{"date-parts":[[2016,10,13]],"date-time":"2016-10-13T19:25:51Z","timestamp":1476386751000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing the location of ECC protection in network-on-chip"],"prefix":"10.1145","author":[{"given":"Junshi","family":"Wang","sequence":"first","affiliation":[{"name":"University of Electronic Science and Technology of China, Chengdu, China and TU Wien, Vienna, Austria"}]},{"given":"Letian","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China, Chengdu, China"}]},{"given":"Qiang","family":"Li","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China, Chengdu, China"}]},{"given":"Guangjun","family":"Li","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China, Chengdu, China"}]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[{"name":"TU Wien, Vienna, Austria"}]}],"member":"320","published-online":{"date-parts":[[2016,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2522968.2522976"},{"key":"e_1_3_2_1_3_1","unstructured":"International technology roadmap for semiconductors. http:\/\/www.itrs2.net 1012.  International technology roadmap for semiconductors. http:\/\/www.itrs2.net 1012."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738394"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531991"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.33"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657052"},{"key":"e_1_3_2_1_10_1","first-page":"275","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Pasca V.","year":"2010","unstructured":"V. Pasca , L. Anghel , C. Rusu , R. Locatelli , and M. Coppola . Error resilience of intra-die and inter-die communication with 3d spidergon stnoc. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , pages 275 -- 278 . IEEE, 2010 . V. Pasca, L. Anghel, C. Rusu, R. Locatelli, and M. Coppola. Error resilience of intra-die and inter-die communication with 3d spidergon stnoc. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 275--278. IEEE, 2010."},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"NORCHIP","author":"Zamzam D.","year":"2011","unstructured":"D. Zamzam , M. Abd El Ghany, K. Hofmann, and M. Ismail. Highly reliable and power efficient noc interconnects . In NORCHIP , pages 1 -- 4 . IEEE, 2011 . D. Zamzam, M. Abd El Ghany, K. Hofmann, and M. Ismail. Highly reliable and power efficient noc interconnects. In NORCHIP, pages 1--4. IEEE, 2011."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.24"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744912"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2013.2290306"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139156"},{"key":"e_1_3_2_1_16_1","first-page":"3","volume-title":"Proceedings of the 2nd international conference on Nano-Networks","author":"Lehtonen T.","unstructured":"T. Lehtonen , P. Liljeberg , and J. Plosila . Analysis of forward error correction methods for nanoscale networks-on-chip . In Proceedings of the 2nd international conference on Nano-Networks , page 3 . ICST (Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering), 2007. T. Lehtonen, P. Liljeberg, and J. Plosila. Analysis of forward error correction methods for nanoscale networks-on-chip. In Proceedings of the 2nd international conference on Nano-Networks, page 3. ICST (Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering), 2007."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005722"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/PrimeAsia.2011.6075080"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302493.1302718"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2013.28"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2156436"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770773"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2013.2283740"},{"key":"e_1_3_2_1_24_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Wang J.","year":"2016","unstructured":"J. Wang , L. Huang , G. Li , and A. Jantsch . Visualnoc: Visualization network-on-chipp design framework. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , University Booth Proceedings, page 13. IEEE , 2016 . J. Wang, L. Huang, G. Li, and A. Jantsch. Visualnoc: Visualization network-on-chipp design framework. In Design, Automation & Test in Europe Conference & Exhibition (DATE), University Booth Proceedings, page 13. IEEE, 2016."}],"event":{"name":"ESWEEK'16: TWELFTH EMBEDDED SYSTEM WEEK","acronym":"ESWEEK'16","location":"Pittsburgh Pennsylvania"},"container-title":["Proceedings of the Eleventh IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2968456.2968460","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2968456.2968460","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:40:10Z","timestamp":1750218010000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2968456.2968460"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":24,"alternative-id":["10.1145\/2968456.2968460","10.1145\/2968456"],"URL":"https:\/\/doi.org\/10.1145\/2968456.2968460","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]},"assertion":[{"value":"2016-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}