{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:31Z","timestamp":1750306171964,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1145\/2968456.2968464","type":"proceedings-article","created":{"date-parts":[[2016,10,13]],"date-time":"2016-10-13T19:25:51Z","timestamp":1476386751000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Nano-engineered architectures for ultra-low power wireless body sensor nodes"],"prefix":"10.1145","author":[{"given":"Rub\u00e9n","family":"Braojos","sequence":"first","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale, de Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale, de Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed M. Sabry","family":"Aly","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tony F.","family":"Wu","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.-S. Philip","family":"Wong","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"Ansaloni","sequence":"additional","affiliation":[{"name":"Universit\u00e0 della Svizzera, Italiana, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,10]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":"Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS","volume":"99","author":"Andersson O.","year":"2016","unstructured":"{Andersson16} O. Andersson ., \" Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS ,\" in IEEE TCS, no . 99 , pp. 1 -- 12 , 2016 . {Andersson16} O. Andersson et al., \"Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS,\" in IEEE TCS, no.99, pp.1--12, 2016.","journal-title":"IEEE TCS, no"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"e_1_3_2_1_3_1","volume-title":"Batude et al, \"Advances, Challenges and Opportunities in 3D CMOS Sequential Integration,\" In Proceedings of IEDM","author":"P.","year":"2011","unstructured":"{Batude11} P. Batude et al, \"Advances, Challenges and Opportunities in 3D CMOS Sequential Integration,\" In Proceedings of IEDM , 2011 . {Batude11} P. Batude et al, \"Advances, Challenges and Opportunities in 3D CMOS Sequential Integration,\" In Proceedings of IEDM, 2011."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics2010001"},{"key":"e_1_3_2_1_5_1","first-page":"400","article-title":"Robust Heart Rhythm Calculation and Respiration Rate Estimation in Ambulatory ECG Monitoring","author":"Berset T.","year":"2012","unstructured":"{Berset12} T. Berset ., \" Robust Heart Rhythm Calculation and Respiration Rate Estimation in Ambulatory ECG Monitoring ,\" BHI , pp. 400 -- 403 , 2012 . {Berset12} T. Berset et al., \"Robust Heart Rhythm Calculation and Respiration Rate Estimation in Ambulatory ECG Monitoring,\" BHI, pp. 400--403, 2012.","journal-title":"BHI"},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. DATE","author":"D.","year":"2014","unstructured":"{Bortolotti14} D. Bortolotti et al., \"Hybrid Memory Architecture for Voltage Scaling in Ultra-low Power Multi-core Biomedical Processors \", In Proc. DATE , 2014 . {Bortolotti14} D. Bortolotti et al., \"Hybrid Memory Architecture for Voltage Scaling in Ultra-low Power Multi-core Biomedical Processors\", In Proc. DATE, 2014."},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. NORCAS","author":"D.","year":"2015","unstructured":"{Bortolotti15} D. Bortolloti et al., \"Long-Term ECG Monitoring with Zeroing Compressed Sensing Approach \", In Proc. NORCAS , 2015 {Bortolotti15} D. Bortolloti et al., \"Long-Term ECG Monitoring with Zeroing Compressed Sensing Approach\", In Proc. NORCAS, 2015"},{"key":"e_1_3_2_1_8_1","first-page":"1","article-title":"Hardware\/software approach for code synchronization in low-power multi-core sensor nodes","author":"Braojos R.","year":"2014","unstructured":"{Braojos14} R. Braojos . \" Hardware\/software approach for code synchronization in low-power multi-core sensor nodes \" In Proc. DATE , pp. 1 -- 6 , 24--28, 2014 . {Braojos14} R. Braojos et al. \"Hardware\/software approach for code synchronization in low-power multi-core sensor nodes\" In Proc. DATE, pp. 1--6, 24--28, 2014.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_9_1","first-page":"988","article-title":"Multi-Core Architecture Design for Ultra-Low-Power Wearable Health Monitoring Systems","author":"Dogan A.","year":"2012","unstructured":"{Dogan12a} A. Dogan . \" Multi-Core Architecture Design for Ultra-Low-Power Wearable Health Monitoring Systems \" In Proc. DATE , pp. 988 -- 993 , 2012 . {Dogan12a} A. Dogan et al. \"Multi-Core Architecture Design for Ultra-Low-Power Wearable Health Monitoring Systems\" In Proc. DATE, pp. 988--993, 2012.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2012.0011"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1088\/0967-3334\/29\/11\/R01"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837409"},{"key":"e_1_3_2_1_14_1","volume-title":"Hosomi et al., \"A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram,\" IEEE IEDM","author":"M.","year":"2005","unstructured":"{Hosomi05} M. Hosomi et al., \"A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram,\" IEEE IEDM , Washington, DC , 2005 . {Hosomi05} M. Hosomi et al., \"A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram,\" IEEE IEDM, Washington, DC, 2005."},{"volume-title":"in IEEE TED","author":"Ielmini D.","key":"e_1_3_2_1_15_1","unstructured":"{Ielmini11} D. Ielmini , \"Modeling the Universal Set\/Reset Characteristics of Bipolar RRAM by Field- and Temperature-Driven Filament Growth\" , in IEEE TED , Vol. 58(12), 2011 . {Ielmini11} D. Ielmini, \"Modeling the Universal Set\/Reset Characteristics of Bipolar RRAM by Field- and Temperature-Driven Filament Growth\", in IEEE TED, Vol. 58(12), 2011."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.63"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2494536"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"{Kawasaki08} H. Kawasaki et al. \"Demonstration of highly scaled FinFET SRAM cells with high-κ\/metal gate and investigation of characteristic variability for the 32 nm node and beyond \" IEEE International Electron Devices Meeting San Francisco CA 2008.  {Kawasaki08} H. Kawasaki et al. \"Demonstration of highly scaled FinFET SRAM cells with high-κ\/metal gate and investigation of characteristic variability for the 32 nm node and beyond \" IEEE International Electron Devices Meeting San Francisco CA 2008.","DOI":"10.1109\/IEDM.2008.4796661"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.24"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169309"},{"key":"e_1_3_2_1_21_1","volume-title":"Koveshnikov et al., \"Real-time study of switching kinetics in integrated 1T\/ HfOx 1R RRAM: Intrinsic tunability of set\/reset voltage and trade-off with switching time,\" IEDM","author":"S.","year":"2012","unstructured":"{Koveshnikov12} S. Koveshnikov et al., \"Real-time study of switching kinetics in integrated 1T\/ HfOx 1R RRAM: Intrinsic tunability of set\/reset voltage and trade-off with switching time,\" IEDM , San Francisco, CA , 2012 . {Koveshnikov12} S. Koveshnikov et al., \"Real-time study of switching kinetics in integrated 1T\/ HfOx 1R RRAM: Intrinsic tunability of set\/reset voltage and trade-off with switching time,\" IEDM, San Francisco, CA, 2012."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144450"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2011.2156795"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485984.2485990"},{"key":"e_1_3_2_1_25_1","unstructured":"{Nakashima15} M. Nakashima \"High Performance and Highly Reliable SSD -Proposal of the Fastest Storage with B4-Flash\" in Flash Memory Summit 2015  {Nakashima15} M. Nakashima \"High Performance and Highly Reliable SSD -Proposal of the Fastest Storage with B4-Flash\" in Flash Memory Summit 2015"},{"volume-title":"ISSCC 2016","author":"H.","key":"e_1_3_2_1_26_1","unstructured":"{Mitani16} H. Mitani et al., \"A 90nm Embedded 1T-MONOS Flash Macro for Automotive Applications with 0.07mJ\/8kB Rewrite Energy and Endurance Over 100M Cycles Under Tj of 175\u00b0C \", in ISSCC 2016 {Mitani16} H. Mitani et al., \"A 90nm Embedded 1T-MONOS Flash Macro for Automotive Applications with 0.07mJ\/8kB Rewrite Energy and Endurance Over 100M Cycles Under Tj of 175\u00b0C\", in ISSCC 2016"},{"key":"e_1_3_2_1_27_1","first-page":"121","volume-title":"Proc. ISLPED","author":"A.","year":"2011","unstructured":"{Nigam11} A. Nigam et al. Delivering on the Promise of Universal Memory for Spin-Transfer Torque RAM (STT-RAM) . In Proc. ISLPED , pp. 121 -- 126 , 2011 . {Nigam11} A. Nigam et al. Delivering on the Promise of Universal Memory for Spin-Transfer Torque RAM (STT-RAM). In Proc. ISLPED, pp. 121--126, 2011."},{"key":"e_1_3_2_1_28_1","volume-title":"Park et al., \"Enhancement of data retention and write current scaling for sub-20nm STT-MRAM by utilizing dual interfaces for perpendicular magnetic anisotropy,\" In Proceedings of VLSIT","author":"H.","year":"2012","unstructured":"{Park12} J.- H. Park et al., \"Enhancement of data retention and write current scaling for sub-20nm STT-MRAM by utilizing dual interfaces for perpendicular magnetic anisotropy,\" In Proceedings of VLSIT , 2012 . {Park12} J.-H. Park et al., \"Enhancement of data retention and write current scaling for sub-20nm STT-MRAM by utilizing dual interfaces for perpendicular magnetic anisotropy,\" In Proceedings of VLSIT, 2012."},{"key":"e_1_3_2_1_29_1","volume-title":"Rahimi et al., \"A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters,\" In Proceedings of DATE","author":"A.","year":"2011","unstructured":"{Rahimi11} A. Rahimi et al., \"A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters,\" In Proceedings of DATE , 2011 . {Rahimi11} A. Rahimi et al., \"A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters,\" In Proceedings of DATE, 2011."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950386"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TITB.2011.2163943"},{"key":"e_1_3_2_1_32_1","first-page":"148","article-title":"Advanced CMOS transistors with a novel HfSiON gate dielectric","author":"Rotondaro A.","year":"2002","unstructured":"{Rotondaro02} A. Rotondaro ., \" Advanced CMOS transistors with a novel HfSiON gate dielectric ,\" VLSI Tech , pp. 148 -- 189 , 2002 . {Rotondaro02} A. Rotondaro et al., \"Advanced CMOS transistors with a novel HfSiON gate dielectric,\" VLSI Tech, pp. 148--189, 2002.","journal-title":"VLSI Tech"},{"key":"e_1_3_2_1_33_1","volume-title":"Proc. ICCAD","author":"F.","year":"2014","unstructured":"{Sampaio14} F. Sampaio et al., \"Energy-Efficient Architecture for Advanced Video Memory \", In Proc. ICCAD , 2014 {Sampaio14} F. Sampaio et al., \"Energy-Efficient Architecture for Advanced Video Memory\", In Proc. ICCAD, 2014"},{"key":"e_1_3_2_1_34_1","first-page":"188","article-title":"The Phoenix Processor: A 30pW Platform for Sensor Applications","author":"Seok M.","year":"2008","unstructured":"{Seok08} M. Seok ., \" The Phoenix Processor: A 30pW Platform for Sensor Applications ,\" VLSI Circuits , pp. 188 -- 189 , 2008 . {Seok08} M. Seok et al., \"The Phoenix Processor: A 30pW Platform for Sensor Applications,\" VLSI Circuits, pp. 188--189, 2008.","journal-title":"VLSI Circuits"},{"key":"e_1_3_2_1_35_1","volume-title":"Shulaker et al., \"Monolithic 3D integration of logic and memory: carbon nanotube FETs, resistive RAM, and silicon FETs,\" IEDM","author":"M.","year":"2014","unstructured":"{Shulaker14} M. M. Shulaker et al., \"Monolithic 3D integration of logic and memory: carbon nanotube FETs, resistive RAM, and silicon FETs,\" IEDM , 2014 . {Shulaker14} M. M. Shulaker et al., \"Monolithic 3D integration of logic and memory: carbon nanotube FETs, resistive RAM, and silicon FETs,\" IEDM, 2014."},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of DATE","author":"M.","year":"2015","unstructured":"{Shulaker15} M. Shulaker et al. Monolithic 3D Integration: A path from Concept to Reality . In Proceedings of DATE , 2015 . {Shulaker15} M. Shulaker et al. Monolithic 3D Integration: A path from Concept to Reality. In Proceedings of DATE, 2015."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108910"},{"key":"e_1_3_2_1_38_1","volume-title":"ISSCC","author":"Y.","year":"2015","unstructured":"{Taito15} Y. Taito et al., \"7.3 A 28nm embedded SG-MONOS flash macro for automotive achieving 200MHz read operation and 2.0MB\/S write throughput at Ti, of 170\u00b0C,\" In Proc . ISSCC , San Francisco, CA , 2015 . {Taito15} Y. Taito et al., \"7.3 A 28nm embedded SG-MONOS flash macro for automotive achieving 200MHz read operation and 2.0MB\/S write throughput at Ti, of 170\u00b0C,\" In Proc. ISSCC, San Francisco, CA, 2015."},{"key":"e_1_3_2_1_39_1","unstructured":"{TI-CC2540} Online http:\/\/www.ti.com\/lit\/ds\/symlink\/cc2540.pdf  {TI-CC2540} Online http:\/\/www.ti.com\/lit\/ds\/symlink\/cc2540.pdf"},{"key":"e_1_3_2_1_40_1","first-page":"511","article-title":"Monolithic Three-Dimensional Integration of Carbon Nanotube FET Complementary Logic Circuits","author":"Wei H.","year":"2013","unstructured":"{Wei13} H. Wei ., \" Monolithic Three-Dimensional Integration of Carbon Nanotube FET Complementary Logic Circuits ,\" IEDM , pp. 511 -- 514 , 2013 . {Wei13} H. Wei et al., \"Monolithic Three-Dimensional Integration of Carbon Nanotube FET Complementary Logic Circuits,\" IEDM, pp. 511--514, 2013.","journal-title":"IEDM"},{"key":"e_1_3_2_1_41_1","unstructured":"{WHO15} World Health Organization. \"Cardiovascular diseases \" 2015. {Online}. Available: www.who.int\/topics\/cardiovascular_diseases\/en\/  {WHO15} World Health Organization. \"Cardiovascular diseases \" 2015. {Online}. Available: www.who.int\/topics\/cardiovascular_diseases\/en\/"},{"key":"e_1_3_2_1_42_1","first-page":"1","article-title":"Monolithic 3D Integrated Circuits","author":"Wong S.","year":"2007","unstructured":"{Wong07} S. Wong ., \" Monolithic 3D Integrated Circuits \", VLSI-TSA , pp. 1 -- 4 , 2007 . {Wong07} S. Wong et al., \"Monolithic 3D Integrated Circuits\", VLSI-TSA, pp. 1--4, 2007.","journal-title":"VLSI-TSA"},{"key":"e_1_3_2_1_43_1","volume-title":"Stanford Memory Trends,\" https:\/\/nano.stanford.edu\/stanford-memory-trends, accessed","author":"Wong H.-S. P.","year":"2015","unstructured":"{Wong15} H.-S. P. Wong , C. Ahn , J. Cao , H.-Y. Chen , S. W. Fong , Z. Jiang , C. Neumann , S. Qin , J. Sohn , Y. Wu , S. Yu ,and X. Zheng , \" Stanford Memory Trends,\" https:\/\/nano.stanford.edu\/stanford-memory-trends, accessed November 20, 2015 . {Wong15} H.-S. P. Wong, C. Ahn, J. Cao, H.-Y. Chen, S. W. Fong, Z. Jiang, C. Neumann, S. Qin, J. Sohn, Y. Wu, S. Yu,and X. Zheng, \"Stanford Memory Trends,\" https:\/\/nano.stanford.edu\/stanford-memory-trends, accessed November 20, 2015."},{"issue":"1","key":"e_1_3_2_1_44_1","first-page":"23","article-title":"Through-silicon-via Fabrication Technologies, Passive Extraction, and Electrical Modeling for 3-D Integration\/ Packaging","volume":"26","author":"Xu Z.","year":"2013","unstructured":"{Xu13} Z. Xu and J.-Q. Lu , \" Through-silicon-via Fabrication Technologies, Passive Extraction, and Electrical Modeling for 3-D Integration\/ Packaging ,\" IEEE TSM , vol. 26 ( 1 ), pp. 23 -- 34 , 2013 . {Xu13} Z. Xu and J.-Q. Lu, \"Through-silicon-via Fabrication Technologies, Passive Extraction, and Electrical Modeling for 3-D Integration\/ Packaging,\" IEEE TSM, vol. 26(1), pp. 23--34, 2013.","journal-title":"IEEE TSM"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2177089"}],"event":{"name":"ESWEEK'16: TWELFTH EMBEDDED SYSTEM WEEK","acronym":"ESWEEK'16","location":"Pittsburgh Pennsylvania"},"container-title":["Proceedings of the Eleventh IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2968456.2968464","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2968456.2968464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:40:10Z","timestamp":1750218010000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2968456.2968464"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":45,"alternative-id":["10.1145\/2968456.2968464","10.1145\/2968456"],"URL":"https:\/\/doi.org\/10.1145\/2968456.2968464","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]},"assertion":[{"value":"2016-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}