{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T02:02:41Z","timestamp":1782352961321,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1145\/2968456.2968475","type":"proceedings-article","created":{"date-parts":[[2016,10,13]],"date-time":"2016-10-13T19:25:51Z","timestamp":1476386751000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["How to enable software isolation and boost system performance with sub-block erase over 3D flash memory"],"prefix":"10.1145","author":[{"given":"Hsin-Yu","family":"Chang","sequence":"first","affiliation":[{"name":"National Taiwan University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chien-Chung","family":"Ho","sequence":"additional","affiliation":[{"name":"National Taiwan University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[{"name":"Institute of Information Science, Academia Sinica"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu-Ming","family":"Chang","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd., Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[{"name":"Research Center for Information Technology Innovation, Academia Sinica and National Taiwan University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,10]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"404","volume":"5","author":"Ban A.","year":"1995","unstructured":"A. Ban . Flash File System. US Patent 5 , 404 ,485. In M-Systems, April 1995 . A. Ban. Flash File System. US Patent 5,404,485. In M-Systems, April 1995.","journal-title":"Flash File System. US Patent"},{"key":"e_1_3_2_1_2_1","first-page":"732","article-title":"Wear Leveling of Static Areas","volume":"6","author":"Ban A.","year":"2004","unstructured":"A. Ban . Wear Leveling of Static Areas in Flash Memory. US Patent 6 , 732 ,221. M-systems, 2004 . A. Ban. Wear Leveling of Static Areas in Flash Memory. US Patent 6,732,221. M-systems, 2004.","journal-title":"Flash Memory. US Patent"},{"key":"e_1_3_2_1_3_1","volume-title":"On Efficient Wear-Leveling for Large-Scale Flash-Memory Storage Systems","author":"Chang L.-P.","year":"2007","unstructured":"L.-P. Chang . On Efficient Wear-Leveling for Large-Scale Flash-Memory Storage Systems . March 2007 . L.-P. Chang. On Efficient Wear-Leveling for Large-Scale Flash-Memory Storage Systems. March 2007."},{"key":"e_1_3_2_1_4_1","volume-title":"Kuo. An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems. In the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Chang L.-P.","year":"2002","unstructured":"L.-P. Chang and T.- W. Kuo. An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems. In the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) , 2002 . L.-P. Chang and T.-W. Kuo. An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems. In the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2002."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.134"},{"key":"e_1_3_2_1_6_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE)","author":"Chen F.-H.","year":"2015","unstructured":"F.-H. Chen , M.-C. Yang , Y.-H. Chang , and T.-W. Kuo . Pwl : A progressive wear leveling to minimize data migration overheads for nand flash devices. In Design , Automation Test in Europe Conference Exhibition (DATE) , 2015 . F.-H. Chen, M.-C. Yang, Y.-H. Chang, and T.-W. Kuo. Pwl: A progressive wear leveling to minimize data migration overheads for nand flash devices. In Design, Automation Test in Europe Conference Exhibition (DATE), 2015."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0164-1212(99)00059-X"},{"key":"e_1_3_2_1_8_1","first-page":"2014","article-title":"Industry innovation with samsung's next generation v-nand","author":"Elliott J.","year":"2014","unstructured":"J. Elliott and B. Brennan . Industry innovation with samsung's next generation v-nand . In in Flash Memory Summit 2014 , 2014 . J. Elliott and B. Brennan. Industry innovation with samsung's next generation v-nand. In in Flash Memory Summit 2014, 2014.","journal-title":"in Flash Memory Summit"},{"key":"e_1_3_2_1_9_1","volume-title":"Memory Workshop (IMW), 2012","author":"K.-P.","year":"2012","unstructured":"K.-P. C. et al. Memory architecture of 3d vertical gate (3dvg) nand flash using plural island-gate ssl decoding method and study of it's program inhibit characteristics . In Memory Workshop (IMW), 2012 4th IEEE International, pages 1- -4, May 2012 . K.-P. C. et al. Memory architecture of 3d vertical gate (3dvg) nand flash using plural island-gate ssl decoding method and study of it's program inhibit characteristics. In Memory Workshop (IMW), 2012 4th IEEE International, pages 1--4, May 2012."},{"issue":"1","key":"e_1_3_2_1_10_1","first-page":"204","article-title":"Three-dimensional 128 gb mlc vertical nand flash memory with 24-wl stacked layers and 50 mb\/s high-speed programming. Solid-State Circuits","volume":"50","author":"K.-T. P.","year":"2015","unstructured":"K.-T. P. et al . Three-dimensional 128 gb mlc vertical nand flash memory with 24-wl stacked layers and 50 mb\/s high-speed programming. Solid-State Circuits , IEEE Journal of , 50 ( 1 ): 204 -- 213 , Jan 2015 . K.-T. P. et al. Three-dimensional 128 gb mlc vertical nand flash memory with 24-wl stacked layers and 50 mb\/s high-speed programming. Solid-State Circuits, IEEE Journal of, 50(1):204--213, Jan 2015.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/11833529_11"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2591305.2591312"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2480362.2480639"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the USENIX 1995 Technical Conference Proceedings, TCON'95.","author":"Kawaguchi A.","unstructured":"A. Kawaguchi , S. Nishioka , and H. Motoda . A flash-memory based file system . In Proceedings of the USENIX 1995 Technical Conference Proceedings, TCON'95. A. Kawaguchi, S. Nishioka, and H. Motoda. A flash-memory based file system. In Proceedings of the USENIX 1995 Technical Conference Proceedings, TCON'95."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2002.1010143"},{"key":"e_1_3_2_1_17_1","volume-title":"Sept. 5","author":"Kim S.","year":"2013","unstructured":"S. Kim . Erasing method of non-volatile memory device , Sept. 5 2013 . US Patent App . 13\/606,627. S. Kim. Erasing method of non-volatile memory device, Sept. 5 2013. US Patent App. 13\/606,627."},{"key":"e_1_3_2_1_18_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE)","author":"Lin W.-H.","year":"2012","unstructured":"W.-H. Lin and L.-P. Chang . Dual greedy : Adaptive garbage collection for page-mapping solid-state disks. In Design , Automation Test in Europe Conference Exhibition (DATE) , 2012 , March. W.-H. Lin and L.-P. Chang. Dual greedy: Adaptive garbage collection for page-mapping solid-state disks. In Design, Automation Test in Europe Conference Exhibition (DATE), 2012, March."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6466681"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937225"},{"key":"e_1_3_2_1_21_1","volume-title":"Mar. 6","author":"Oh E.","year":"2014","unstructured":"E. Oh and J. Kong . Nonvolatile memory device and sub-block managing method thereof , Mar. 6 2014 . US Patent App . 14\/014,504. E. Oh and J. Kong. Nonvolatile memory device and sub-block managing method thereof, Mar. 6 2014. US Patent App. 14\/014,504."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"e_1_3_2_1_23_1","article-title":"Lba scrambler: A nand flash aware data management scheme for high-performance solid-state drives. Very Large Scale Integration (VLSI) Systems","author":"Sun C.","year":"2015","unstructured":"C. Sun , A. Soga , C. Matsui , A. Arakawa , and K. Takeuchi . Lba scrambler: A nand flash aware data management scheme for high-performance solid-state drives. Very Large Scale Integration (VLSI) Systems , IEEE Transactions on, PP(99):1--1 , 2015 . C. Sun, A. Soga, C. Matsui, A. Arakawa, and K. Takeuchi. Lba scrambler: A nand flash aware data management scheme for high-performance solid-state drives. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, PP(99):1--1, 2015.","journal-title":"IEEE Transactions on, PP(99):1--1"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1367829.1367831"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488938"}],"event":{"name":"ESWEEK'16: TWELFTH EMBEDDED SYSTEM WEEK","location":"Pittsburgh Pennsylvania","acronym":"ESWEEK'16"},"container-title":["Proceedings of the Eleventh IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2968456.2968475","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2968456.2968475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:40:10Z","timestamp":1750218010000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2968456.2968475"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":25,"alternative-id":["10.1145\/2968456.2968475","10.1145\/2968456"],"URL":"https:\/\/doi.org\/10.1145\/2968456.2968475","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]},"assertion":[{"value":"2016-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}