{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T19:41:39Z","timestamp":1773776499832,"version":"3.50.1"},"reference-count":126,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2016,10,12]],"date-time":"2016-10-12T00:00:00Z","timestamp":1476230400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Korea government","award":["2015R1A2A1A13001751"],"award-info":[{"award-number":["2015R1A2A1A13001751"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2017,9,30]]},"abstract":"<jats:p>Current rapid advancements in deep submicron technologies have enabled the implementation of very large memory devices and embedded memories. However, the memory growth increases the number of defects, reducing the yield and reliability of such devices. Faulty cells are commonly repaired by using redundant cells, which are embedded in memory arrays by adding spare rows and columns. The repair process requires an efficient redundancy analysis (RA) algorithm. Spare architectures for the repair of faulty memory include one-dimensional (1D) spare architectures, two-dimensional (2D) spare architectures, and configurable spare architectures. Of these types, 2D spare architectures, which prepare extra rows and columns for repair, are popular because of their better repairing efficiency than 1D spare architectures and easier implementation than configurable spare architectures. However, because the complexity of the RA is NP-complete, the RA algorithm should consider various factors in order to determine a repair solution. The performance depends on three factors: analysis time, repair rate, and area overhead. In this article, we survey RA algorithms for memory devices as well as built-in repair algorithms for improving these performance factors. Built-in redundancy analysis techniques for emergent three-dimensional integrated circuits are also discussed. Based on this analysis, we then discuss future research challenges for faulty-memory repair studies.<\/jats:p>","DOI":"10.1145\/2971481","type":"journal-article","created":{"date-parts":[[2016,10,12]],"date-time":"2016-10-12T18:33:55Z","timestamp":1476297235000},"page":"1-41","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["A Survey of Repair Analysis Algorithms for Memories"],"prefix":"10.1145","volume":"49","author":[{"given":"Keewon","family":"Cho","sequence":"first","affiliation":[{"name":"Yonsei University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wooheon","family":"Kang","sequence":"additional","affiliation":[{"name":"SK Hynix Inc., Gyeonggido, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyungjun","family":"Cho","sequence":"additional","affiliation":[{"name":"Samsung Inc., Gyeonggi-do, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changwook","family":"Lee","sequence":"additional","affiliation":[{"name":"SK Hynix Inc., Gyeonggi-do, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,10,12]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810274"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.49"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.165"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/518925.939337"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the International Test Conference. 1155--1164","author":"Boutobza S."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811705"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet). 2565--2568","author":"Cao H."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5032-4"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181510"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the International Symposium on VLSI Design, Automation, and Test (VLSI-DAT). 1--4.","author":"Chi C. C."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.10.0210.0032"},{"key":"e_1_2_1_13_1","first-page":"478","article-title":"A fast redundancy analysis algorithm in ATE for repairing faulty memories","volume":"34","author":"Cho H.","year":"2012","journal-title":"ETRI J."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2009.19"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the International Symposium on VLSI Design Automation and Test (VLSI-DAT). 104--107","author":"Chou C. W."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2222882"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the 28th VLSI Test Symposium (VTS). 33--38","author":"Chung J."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2182217"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294737"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the 17th International Conference on VLSI Design. 895--900","author":"Du X."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.73586"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74510"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2354378"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.5"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049051"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the 2002 Asia-Pacific Conference on Circuits and Systems 1, 221--224","author":"Hsu C. H."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.46807"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT). 68--73","author":"Huang R. F."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.43"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT). 1--4.","author":"Huang C. D."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.6"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903940"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.41"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"e_1_2_1_38_1","unstructured":"International Technology Roadmap for Semiconductors (ITRS). 2011. Semiconductor Industry Association San Jose CA. Retrieved from http:\/\/www.itrs.net\/Links\/2011ITRS\/Home2011.htm.  International Technology Roadmap for Semiconductors (ITRS). 2011. Semiconductor Industry Association San Jose CA. Retrieved from http:\/\/www.itrs.net\/Links\/2011ITRS\/Home2011.htm."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005988"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062830"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 230--234","author":"Jiang L."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20083611"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.62"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288637"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2410274"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors. 82--88","author":"Karandikar A."},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the International Test Conference. 567--574","author":"Kawagoe T."},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the International Test Conference. 1112--1119","author":"Kim I."},{"key":"e_1_2_1_51_1","volume-title":"Proceeding of the 41st Annual International Symposium on Computer Architecture (ISCA). 361--372","author":"Kim Y."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.877252"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2038243"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.11.0111.0108"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106812"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2296538"},{"key":"e_1_2_1_59_1","volume-title":"Proceedings of the International Test Conference. 393--402","author":"Li J. F."},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848824"},{"key":"e_1_2_1_61_1","volume-title":"Proceedings of the 28th VLSI Test Symposium (VTS). 232--237","author":"Li Y."},{"key":"e_1_2_1_62_1","volume-title":"Proceeding of 2013 IEEE International Test Conference (ITC). 1--10","author":"Li Y."},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2006.874942"},{"key":"e_1_2_1_64_1","volume-title":"Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT). 267--270","author":"Lin G. Q."},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.11"},{"key":"e_1_2_1_67_1","volume-title":"Proceedings of the International Test Conference. 1--7.","author":"Lin B. Y."},{"key":"e_1_2_1_68_1","volume-title":"Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA). 1--12","author":"Liu J."},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.509914"},{"key":"e_1_2_1_71_1","volume-title":"Proceedings of the Records of the 2004 International Workshop on Memory Technology, Design and Testing. 60--64","author":"Lu S. K."},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2005.6"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863189"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS-COMSAR.2006.32"},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008996"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170569"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.12.017"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"e_1_2_1_79_1","volume-title":"Proceedings of the IEEE International Workshop on Memory Technology, Design and Testing, 41--44","author":"Matarress S."},{"key":"e_1_2_1_80_1","volume-title":"Proceeding of the International Test Conference. 163--172","author":"McConnell R."},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1994.344692"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2354381"},{"key":"e_1_2_1_84_1","volume-title":"Proceeding of the 2005 IEDM Technical Digest IEEE International Electron Devices Meeting. 1034--1037","author":"Mori Y."},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1137\/0105003"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"e_1_2_1_88_1","volume-title":"Proceeding of the International Test Conference. 173--181","author":"Nelson E."},{"key":"e_1_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.67"},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.10"},{"key":"e_1_2_1_91_1","volume-title":"Proceedings of the 21st IEEE Instrumentation and Measurement Technology Conference. 2, 1525--1530","author":"Ottavi M."},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007473"},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003513"},{"key":"e_1_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_2_1_97_1","volume-title":"Proceedings of the International Test Conference. 995--1001","author":"Schober V."},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_2_1_99_1","first-page":"26","article-title":"Built-in self-repair for multiple RAMs with different redundancies in a SOC","volume":"24","author":"Shekar B. M.","year":"2011","journal-title":"Int. J. Comput. Appl."},{"key":"e_1_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.160001"},{"key":"e_1_2_1_101_1","volume-title":"Proceedings of the IEEE International Workshop on Memory Technology, Design and Testing. 51--55","author":"Shoukourian S."},{"key":"e_1_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811707"},{"key":"e_1_2_1_103_1","volume-title":"Proceeding of 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 502--513","author":"Son Y. H."},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"e_1_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1109\/66.388016"},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.55"},{"key":"e_1_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-012-5314-3"},{"key":"e_1_2_1_108_1","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","volume":"57","author":"Tarr M.","year":"1984","journal-title":"Electronics"},{"key":"e_1_2_1_109_1","volume-title":"Proceedings of the International Test Conference. 1--9.","author":"Tseng T. W."},{"key":"e_1_2_1_110_1","volume-title":"Proceedings of the Design, Automation and Test in Europe. 53--58","author":"Tseng T. W."},{"key":"e_1_2_1_111_1","volume-title":"Proceedings of the International Test Conference. 1--9.","author":"Tseng T. W."},{"key":"e_1_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.121"},{"key":"e_1_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"e_1_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2066587"},{"key":"e_1_2_1_115_1","doi-asserted-by":"crossref","unstructured":"C. Weis M. Jung P. Ehses C. Santos P. Vivet S. Goossens M. Koedam and N. Wehn. 2015. Retention time measurements and modeling of bit error rates of WIDE I\/O DRAM in MPSoCs. In Proceeding of 2015 Design Automation 8 Test in Europe Conference 8 Exhibition (DATE). 495--500.   C. Weis M. Jung P. Ehses C. Santos P. Vivet S. Goossens M. Koedam and N. Wehn. 2015. Retention time measurements and modeling of bit error rates of WIDE I\/O DRAM in MPSoCs. In Proceeding of 2015 Design Automation 8 Test in Europe Conference 8 Exhibition (DATE). 495--500.","DOI":"10.7873\/DATE.2015.0258"},{"key":"e_1_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270266"},{"key":"e_1_2_1_117_1","volume-title":"Proceedings of the 17th Asia and South Pacific Design Automation Conference. 744--749","author":"Wu C. W."},{"key":"e_1_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.60"},{"key":"e_1_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.487996"},{"key":"e_1_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.09.0209.0024"},{"key":"e_1_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2044846"},{"key":"e_1_2_1_122_1","volume-title":"Proceeding of the 2006 12th International Symposium on High-Performance Computer Architecture (HPCA). 155--165","author":"Venkatesan R. K."},{"key":"e_1_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"e_1_2_1_124_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2007.894798"},{"key":"e_1_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.5555\/839297.843919"},{"key":"e_1_2_1_126_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2971481","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2971481","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:40:02Z","timestamp":1750218002000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2971481"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,12]]},"references-count":126,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,9,30]]}},"alternative-id":["10.1145\/2971481"],"URL":"https:\/\/doi.org\/10.1145\/2971481","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10,12]]},"assertion":[{"value":"2015-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}