{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:34:38Z","timestamp":1763458478264,"version":"3.45.0"},"reference-count":47,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2017,9,17]],"date-time":"2017-09-17T00:00:00Z","timestamp":1505606400000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1320356, CCF-1255762 and CCF-1343028"],"award-info":[{"award-number":["CNS-1320356, CCF-1255762 and CCF-1343028"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"crossref","award":["Task 2407.001"],"award-info":[{"award-number":["Task 2407.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2016,9,17]]},"abstract":"<jats:p>Processor soft-error rates are projected to increase as feature sizes scale down, necessitating the adoption of reliability-enhancing techniques, but power and performance overhead remain a concern of such techniques. Dynamic cross-layer techniques are a promising way to improve the cost-effectiveness of resilient systems. As a foundation for making such a system, we propose a cross-layer approach for estimating the architectural vulnerability of a processor core online that works by combining information from software, compiler, and microarchitectural layers at runtime. The hardware layer combines the metadata from software and compiler layers with microarchitectural measurements to estimate architectural vulnerability online. We describe our design and evaluate it in detail on a set of SPEC CPU 2006 applications. We find that our online AVF estimate is highly accurate with respect to a postmortem AVF analysis, with only 0.46% average absolute error. Also, our design incurs negligible performance impact for SPEC2006 applications and about 1.2% for a Monte Carlo application, requires approximately 1.4% area overhead, and costs about 3.3% more power on average. We compare our technique against two prior online AVF estimation techniques, one using a linear regression to estimate AVF and another based on PVF-HVF; our evaluation finds that our approach, on average, is more accurate. Our case study of a Monte Carlo simulation shows that our AVF estimate can adapt to the inherent resiliency of the algorithm. Finally, we demonstrate the effectiveness of our approach using a dynamic protection scheme that limits vulnerability to soft errors while reducing the energy consumption by an average of 4.8%, and with a target normalized SER of 10%, compared to enabling a simple parity+ECC protection at all times.<\/jats:p>","DOI":"10.1145\/2975588","type":"journal-article","created":{"date-parts":[[2016,9,19]],"date-time":"2016-09-19T16:11:45Z","timestamp":1474301505000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["An Accurate Cross-Layer Approach for Online Architectural Vulnerability Estimation"],"prefix":"10.1145","volume":"13","author":[{"given":"Bagus","family":"Wibowo","sequence":"first","affiliation":[{"name":"North Carolina State University"}]},{"given":"Abhinav","family":"Agrawal","sequence":"additional","affiliation":[{"name":"North Carolina State University"}]},{"given":"Thomas","family":"Stanton","sequence":"additional","affiliation":[{"name":"North Carolina State University"}]},{"given":"James","family":"Tuck","sequence":"additional","affiliation":[{"name":"North Carolina State University"}]}],"member":"320","published-online":{"date-parts":[[2016,9,17]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Arijit Biswas Niranjan Soundararajan Shubhendu S. Mukherjee and Sudhanva Gurumurthi. 2009. Quantized AVF: A means of capturing vulnerability variations over small windows of time. In SELSE\u201909."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","unstructured":"S. Borkar. 2005. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. Micro. 10.1109\/MM.2005.110","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2179038"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","unstructured":"N. Choudhary S. Wadhavkar T. Shah H. Mayukh J. Gandhi B. Dwiel S. Navada H. Najaf-abadi and E. Rotenberg. 2011. FabScalar: Composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template. ISCA 11--22. 10.1145\/2000064.2000067","DOI":"10.1145\/2000064.2000067"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the SELSE Workshop.","author":"Constantinescu C.","year":"2007","unstructured":"C. Constantinescu. 2007. Intermittent faults in VLSI circuits. In Proceedings of the SELSE Workshop."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816026"},{"key":"e_1_2_1_7_1","unstructured":"M. Dechene J. E. Forbes and E. Rotenberg. 2010. Multithreaded Instruction Sharing. Technical Report. Department of Electrical and Computer Engineering North Carolina State University Raleigh NC."},{"volume-title":"IEEE 15th International Symposium on HPCA. 129--140","author":"Duan L.","key":"e_1_2_1_8_1","unstructured":"L. Duan, Bin L, and L. Peng. 2009. Versatile prediction and fast estimation of architectural vulnerability factor from processor performance metrics. IEEE 15th International Symposium on HPCA. 129--140."},{"volume-title":"IEEE International Symposium on DFTS.","author":"Farahani B.","key":"e_1_2_1_9_1","unstructured":"B. Farahani and S. Safari. 2015. A cross-layer approach to online adaptive reliability prediction of transient faults. In IEEE International Symposium on DFTS."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.18"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.38"},{"key":"e_1_2_1_12_1","volume-title":"Shoestring: Probabilistic soft error reliability on the cheap. ACM SIGPLAN Notices.","author":"Gupta S.","year":"2010","unstructured":"S. Gupta, A. Ansari, and S. Mahlke. 2010. Shoestring: Probabilistic soft error reliability on the cheap. ACM SIGPLAN Notices."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150990"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665685"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","unstructured":"Z. Hu A. Buyuktosunoglu V. Srinivasan V. Zyuban H. Jacobson and P. Bose. 2004. Microarchitectural techniques for power gating of execution units (ISLPED\u201904). ACM New York NY 32--37. 10.1145\/1013235.1013249","DOI":"10.1145\/1013235.1013249"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","unstructured":"M. Kondo H. Kobyashi R. Sakamoto M. Wada J. Tsukamoto M. Namiki W. Wang H. Amano K. Matsunaga M. Kudo K. Usami T. Komoda and H. Nakamura. 2014. Design and evaluation of fine-grained power-gating for embedded microprocessors. In DATE\u201914. 1--6.","DOI":"10.5555\/2616606.2616785"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2007.4400859"},{"key":"e_1_2_1_18_1","volume-title":"IEEE SELSE Workshop.","author":"Li M. L.","year":"2008","unstructured":"M. L. Li, P. Ramachandran, S. K. Sahoo, Sarita V. Adve, Vikram Adve, and Yuanyuan Zhou. 2008. SWAT: An error resilient system. IEEE SELSE Workshop."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.9"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.8"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/286076"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","unstructured":"S. S. Mukherjee and J. Emer. 2005. The soft error problem: An architectural perspective. In HPCA. 10.1109\/HPCA.2005.37","DOI":"10.1109\/HPCA.2005.37"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545227"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","unstructured":"S. S. Mukherjee C. Weaver J. Emer S. K. Reinhardt and T. Austin. 2003. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In MICRO\u201903. 29--40.","DOI":"10.5555\/956417.956570"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337191"},{"volume-title":"Retrieved","year":"2011","key":"e_1_2_1_26_1","unstructured":"NanGate. 2011. NanGate 45nm Open Cell Library. Retrieved August 17, 2016 from http:\/\/www.nangate.com."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.980007"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","unstructured":"V. K. Reddy E. Rotenberg and S. Parthasarathy. 2006. Understanding prediction-based partial redundant threading for low-overhead high-coverage fault tolerance. In ASPLOS\u201906. 10.1145\/1168917.1168869","DOI":"10.1145\/1168917.1168869"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","unstructured":"S. Rehman M. Shafique F. Kriebel and J. Henkel. 2011. Reliable software for unreliable hardware: Embedded code generation aiming at reliability. In CODES+ISSS\u201911. ACM. 10.1145\/2039370.2039408","DOI":"10.1145\/2039370.2039408"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.21"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1113841.1113843"},{"volume-title":"Retrieved","year":"2016","key":"e_1_2_1_33_1","unstructured":"Rosettacode.org. 2016. Monte Carlo Simulation program. Retrieved August 16, 2016 from http:\/\/rosettacode.org\/wiki\/Monte_Carlo_methods."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","unstructured":"A. Sampson W. Dietl E. Fortuna D. Gnanapragasam L. Ceze and D. Grossman. 2011. EnerJ: Approximate data types for safe and general low-power computation. In PLDI\u201911. 164--174. 10.1145\/1993498.1993518","DOI":"10.1145\/1993498.1993518"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","unstructured":"J. Sharkey N. Abu-Ghazeleh D. Ponomarev K. Ghose and A. Aggarwal. 2006. Trade-offs in transient fault recovery schemes for redundant multithreaded processors. In HiPC\u201906. Springer-Verlag. 10.1007\/11945918_18","DOI":"10.1007\/11945918_18"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/635506.605403"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.62"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250725"},{"volume-title":"IEEE 15th International Symposium on High Performance Computer Architecture. 117--128","author":"Sridharan V.","key":"e_1_2_1_39_1","unstructured":"V. Sridharan and D. R. Kaeli. 2009. Eliminating microarchitectural dependency from architectural vulnerability. IEEE 15th International Symposium on High Performance Computer Architecture. 117--128."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816023"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2733378"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250726"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943827"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009722"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854289"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2975588","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2975588","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2975588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:29:56Z","timestamp":1763458196000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2975588"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9,17]]},"references-count":47,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,9,17]]}},"alternative-id":["10.1145\/2975588"],"URL":"https:\/\/doi.org\/10.1145\/2975588","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2016,9,17]]},"assertion":[{"value":"2015-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-07-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-09-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}