{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T06:06:26Z","timestamp":1767852386386,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T00:00:00Z","timestamp":1508803200000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1422401"],"award-info":[{"award-number":["1422401"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,24]]},"DOI":"10.1145\/2976749.2978374","type":"proceedings-article","created":{"date-parts":[[2016,10,25]],"date-time":"2016-10-25T08:46:35Z","timestamp":1477385195000},"page":"843-857","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":46,"title":["Covert Channels through Random Number Generator"],"prefix":"10.1145","author":[{"given":"Dmitry","family":"Evtyushkin","sequence":"first","affiliation":[{"name":"SUNY Binghamton, Binghamton, NY, USA"}]},{"given":"Dmitry","family":"Ponomarev","sequence":"additional","affiliation":[{"name":"SUNY Binghamton, Binghamton, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,10,24]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"System programming","author":"AMD.","year":"2016","unstructured":"AMD. AMD64 architecture programmer's manual volume 2: System programming, 2016."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901322"},{"key":"e_1_3_2_1_3_1","volume-title":"DSA-1571--1 OpenSSL Predictable random number generator","author":"Bello L.","year":"2008","unstructured":"Bello, L. DSA-1571--1 OpenSSL Predictable random number generator, 2008. Debian Security Advisory."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1341312.1341321"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1190581"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1518684.1518685"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.42"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2010.12.008"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1609956.1609966"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.25"},{"key":"e_1_3_2_1_11_1","article-title":"Flexible hardware-managed isolated execution: Architecture, software support and applications","author":"Evtyushkin D.","year":"2016","unstructured":"Evtyushkin, D., Elwell, J., Ozsoy, M., Ponomarev, D., Ghazaleh, N. A., and Riley, R. Flexible hardware-managed isolated execution: Architecture, software support and applications. IEEE Transactions on Dependable and Secure Computing (TDSC) (2016).","journal-title":"IEEE Transactions on Dependable and Secure Computing (TDSC) ("},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2768566.2768571"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2870636"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046779"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978356"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSF.2015.26"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1267549.1267568"},{"key":"e_1_3_2_1_20_1","volume-title":"Error detecting and error correcting codes. Bell System technical journal 29, 2","author":"Hamming R. W.","year":"1950","unstructured":"Hamming, R. W. Error detecting and error correcting codes. Bell System technical journal 29, 2 (1950), 147--160."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2699806.2699810"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056069"},{"key":"e_1_3_2_1_23_1","unstructured":"Intel. Digital Random Number Digital Random Number Generator Generator (DRNG) Software Implementation Guide."},{"key":"e_1_3_2_1_24_1","volume-title":"Intel 64 and ia-32 software developer's manual","author":"Intel","unstructured":"Intel. Intel 64 and ia-32 software developer's manual, volume 3c: System programming guide, part 3."},{"key":"e_1_3_2_1_25_1","volume-title":"The intel random number generator","author":"Jun B.","year":"1999","unstructured":"Jun, B., and Kocher, P. The intel random number generator. Cryptography Research Inc. white paper (1999)."},{"key":"e_1_3_2_1_26_1","unstructured":"Junkins S. The Compute Architecture of Intel Processor Graphics Gen9."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2671293.2671307"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897962"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2008.926449"},{"key":"e_1_3_2_1_30_1","volume-title":"Department of defense trusted computer system evaluation criteria. Department of Defense","author":"Latham D. C.","year":"1986","unstructured":"Latham, D. C. Department of defense trusted computer system evaluation criteria. Department of Defense (1986)."},{"key":"e_1_3_2_1_31_1","volume-title":"IACR","author":"Lenstra A.","year":"2012","unstructured":"Lenstra, A., Hughes, J. P., Augier, M., Bos, J. W., Kleinjung, T., and Wachter, C. Ron was wrong, whit is right. Tech. rep., IACR, 2012."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1281700.1281702"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2010.5513593"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2013.2279599"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337173"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/2831143.2831198"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20550-2_3"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"e_1_3_2_1_40_1","volume-title":"Nat. Chiao Tung Univ","author":"Moser S. M.","year":"2009","unstructured":"Moser, S. M. Error probability analysis of binary asymmetric channels. Dept. El. & Comp. Eng., Nat. Chiao Tung Univ (2009)."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/2170444.2170457"},{"key":"e_1_3_2_1_42_1","volume-title":"Covert Channels on GPGPUs. Computer Architecture Letters","author":"Naghibijouybari H.","year":"2016","unstructured":"Naghibijouybari, H., and Abu-Ghazaleh, N. Covert Channels on GPGPUs. Computer Architecture Letters (2016)."},{"key":"e_1_3_2_1_43_1","first-page":"565","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium (USENIX Security 16)","author":"Pessl P.","year":"2016","unstructured":"Pessl, P., Gruss, D., Maurice, C., Schwarz, M., and Mangard, S. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium (USENIX Security 16) (Austin, TX, 2016), USENIX Association, pp. 565--581."},{"key":"e_1_3_2_1_44_1","volume-title":"sHype: Secure hypervisor approach to trusted virtualized systems. Techn. Rep. RC23511","author":"Sailer R.","year":"2005","unstructured":"Sailer, R., Valdez, E., Jaeger, T., Perez, R., Van Doorn, L., Griffin, J. L., Berger, S., Sailer, R., Valdez, E., Jaeger, T., et al. sHype: Secure hypervisor approach to trusted virtualized systems. Techn. Rep. RC23511 (2005)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-21821-1_38"},{"key":"e_1_3_2_1_46_1","volume-title":"How long does it take to make a context switch","author":"Sigoure B.","year":"2010","unstructured":"Sigoure, B. How long does it take to make a context switch, 2010."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/69.895799"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.69"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.4"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2046660.2046671"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835934"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2006.20"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.5555\/554634"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.5555\/2362793.2362802"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2046660.2046670"},{"key":"e_1_3_2_1_56_1","unstructured":"Xu Y. Cui W. and Peinado M. Controlled-channel attacks: Deterministic side channels for untrusted operating systems."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.31"}],"event":{"name":"CCS'16: 2016 ACM SIGSAC Conference on Computer and Communications Security","location":"Vienna Austria","acronym":"CCS'16","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2976749.2978374","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2976749.2978374","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2976749.2978374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:26:07Z","timestamp":1763457967000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2976749.2978374"}},"subtitle":["Mechanisms, Capacity Estimation and Mitigations"],"short-title":[],"issued":{"date-parts":[[2016,10,24]]},"references-count":57,"alternative-id":["10.1145\/2976749.2978374","10.1145\/2976749"],"URL":"https:\/\/doi.org\/10.1145\/2976749.2978374","relation":{},"subject":[],"published":{"date-parts":[[2016,10,24]]},"assertion":[{"value":"2016-10-24","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}