{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:10:33Z","timestamp":1750306233381,"version":"3.41.0"},"reference-count":10,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2016,8,2]],"date-time":"2016-08-02T00:00:00Z","timestamp":1470096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGBED Rev."],"published-print":{"date-parts":[[2016,8,2]]},"abstract":"<jats:p>Interface-based compositional analysis is by now a fairly established area of research in real-time systems. However, current research has not yet fully considered practical aspects, such as the effects of cache interferences on multicore platforms. This position paper discusses the analysis challenges and motivates the need for cache scheduling in this setting, and it highlights several research questions towards cache-aware interfaces for compositional systems on multicore platforms.<\/jats:p>","DOI":"10.1145\/2983185.2983194","type":"journal-article","created":{"date-parts":[[2016,8,4]],"date-time":"2016-08-04T13:26:34Z","timestamp":1470317194000},"page":"52-55","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Cache-aware interfaces for compositional real-time systems"],"prefix":"10.1145","volume":"13","author":[{"given":"Linh Thi Xuan","family":"Phan","sequence":"first","affiliation":[{"name":"University of Pennsylvania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng","family":"Xu","sequence":"additional","affiliation":[{"name":"University of Pennsylvania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Insup","family":"Lee","sequence":"additional","affiliation":[{"name":"University of Pennsylvania"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,8,2]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"x86: intel cache allocation technology support. http:\/\/lwn.net\/Articles\/622893\/. Accessed: 2015-01-09.  x86: intel cache allocation technology support. http:\/\/lwn.net\/Articles\/622893\/. Accessed: 2015-01-09."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2659787.2659797"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"volume-title":"Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","year":"2014","author":"Pathan R. M.","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531096"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2008.28"},{"volume-title":"Proceedings of the IEEE Real-Time Systems Symposium (RTSS)","year":"2003","author":"Shin I.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461322"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.9"}],"container-title":["ACM SIGBED Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2983185.2983194","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2983185.2983194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:17Z","timestamp":1750220597000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2983185.2983194"}},"subtitle":["invited paper"],"short-title":[],"issued":{"date-parts":[[2016,8,2]]},"references-count":10,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,8,2]]}},"alternative-id":["10.1145\/2983185.2983194"],"URL":"https:\/\/doi.org\/10.1145\/2983185.2983194","relation":{},"ISSN":["1551-3688"],"issn-type":[{"type":"electronic","value":"1551-3688"}],"subject":[],"published":{"date-parts":[[2016,8,2]]},"assertion":[{"value":"2016-08-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}