{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:17Z","timestamp":1750306157408,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,9,25]],"date-time":"2016-09-25T00:00:00Z","timestamp":1474761600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,9,25]]},"DOI":"10.1145\/2984393.2984406","type":"proceedings-article","created":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T16:59:00Z","timestamp":1476205140000},"page":"11-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Source-Level Compiler Optimizations for High-Level Synthesis"],"prefix":"10.1145","author":[{"given":"Georgios","family":"Dimitriou","sequence":"first","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"}]},{"given":"Georgios","family":"Chatzianastasiou","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"}]},{"given":"Apostolos","family":"Tsakyridis","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"}]},{"given":"Georgios","family":"Stamoulis","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"}]},{"given":"Michael","family":"Dossis","sequence":"additional","affiliation":[{"name":"Dept. of Inf. Engineering, TEI of W. Macedonia, Kastoria, Greece"}]}],"member":"320","published-online":{"date-parts":[[2016,9,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2314392"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1749603.1749604"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228586"},{"key":"e_1_3_2_1_4_1","volume-title":"PACET 2015","author":"Dimitriou G.","year":"2015","unstructured":"Dimitriou , G. , and Dossis , M . 2015. Experimenting with a High-Level Synthesis System Front End . In PACET 2015 , Ioannina , May 2015 ; also in Journal of Engineering Science and Technology Review, 2016. Dimitriou, G., and Dossis, M. 2015. Experimenting with a High-Level Synthesis System Front End. In PACET 2015, Ioannina, May 2015; also in Journal of Engineering Science and Technology Review, 2016."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2208966"},{"issue":"4","key":"e_1_3_2_1_6_1","first-page":"929","article-title":"A Formal Design Framework to Generate Coprocessors with Implementation Options. In International Journal of Research and Reviews in Computer Science (IJRRCS, ISSN: 2079-2557). Science Academy Publisher","volume":"2","author":"Dossis M. F.","year":"2011","unstructured":"Dossis , M. F. 2011 . A Formal Design Framework to Generate Coprocessors with Implementation Options. In International Journal of Research and Reviews in Computer Science (IJRRCS, ISSN: 2079-2557). Science Academy Publisher , United Kingdom , Vol. 2 , No. 4 , pp. 929 -- 936 , August 2011, DOI=http:\/\/www.sciacademypublisher.com. Dossis, M. F. 2011. A Formal Design Framework to Generate Coprocessors with Implementation Options. In International Journal of Research and Reviews in Computer Science (IJRRCS, ISSN: 2079-2557). Science Academy Publisher, United Kingdom, Vol. 2, No. 4, pp. 929--936, August 2011, DOI=http:\/\/www.sciacademypublisher.com.","journal-title":"United Kingdom"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000821"},{"key":"e_1_3_2_1_8_1","unstructured":"Gupta S. Dutt N. Gupta R. and Nicolau A. 2003. Loop Shifting and Compaction for the High-Level Synthesis of Designs with Complex Control Flow. Center for Embedded Computer Systems Technical Report #03-14 University of California at Irvine April 2003.  Gupta S. Dutt N. Gupta R. and Nicolau A. 2003. Loop Shifting and Compaction for the High-Level Synthesis of Designs with Complex Control Flow. Center for Embedded Computer Systems Technical Report #03-14 University of California at Irvine April 2003."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1027084.1027087"},{"key":"e_1_3_2_1_10_1","volume-title":"SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits","author":"Gupta S.","year":"2004","unstructured":"Gupta , S. , Gupta , R. , Dutt , N. , and Nicolau , A . 2004 . SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits , Kluwer Academic Publishers , 2004. Gupta, S., Gupta, R., Dutt, N., and Nicolau, A. 2004. SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits, Kluwer Academic Publishers, 2004."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/567270.567272"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228270"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"e_1_3_2_1_14_1","volume-title":"Fribourg","author":"Plesco A.","year":"2008","unstructured":"Plesco , A. , and Risset , T . 2008. Coupling Loop Transformations and High-Level Synthesis. In RenPar'18 \/ SympA'2008 \/ CFSE'6 , Fribourg , Switzerland , February 2008 . Plesco, A., and Risset, T. 2008. Coupling Loop Transformations and High-Level Synthesis. In RenPar'18 \/ SympA'2008 \/ CFSE'6, Fribourg, Switzerland, February 2008."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2238290"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2365094"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.386007"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363392"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435271"}],"event":{"name":"SEEDA-CECNSM '16: SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media Conference","acronym":"SEEDA-CECNSM '16","location":"Kastoria Greece"},"container-title":["Proceedings of the SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2984393.2984406","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2984393.2984406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:39:46Z","timestamp":1750217986000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2984393.2984406"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9,25]]},"references-count":19,"alternative-id":["10.1145\/2984393.2984406","10.1145\/2984393"],"URL":"https:\/\/doi.org\/10.1145\/2984393.2984406","relation":{},"subject":[],"published":{"date-parts":[[2016,9,25]]},"assertion":[{"value":"2016-09-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}