{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:17Z","timestamp":1750306157575,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,9,25]],"date-time":"2016-09-25T00:00:00Z","timestamp":1474761600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,9,25]]},"DOI":"10.1145\/2984393.2984414","type":"proceedings-article","created":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T16:59:00Z","timestamp":1476205140000},"page":"36-41","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["SER Analysis of Multiple Transient Faults in Combinational Logic"],"prefix":"10.1145","author":[{"given":"Georgios Ioannis","family":"Paliaroutis","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"}]},{"given":"Pelopidas","family":"Tsoumanis","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"}]},{"given":"George","family":"Dimitriou","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, and Department of Computer Science, University of Thessaly, Volos, Greece"}]},{"given":"Georgios I.","family":"Stamoulis","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, and Department of Computer Science, University of Thessaly, Volos, Greece"}]}],"member":"320","published-online":{"date-parts":[[2016,9,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.544481"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.274"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996804"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0109"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382553"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/11796435_34"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891036"},{"issue":"4","key":"e_1_3_2_1_8_1","first-page":"388","article-title":"Analysis of the soft error susceptibility and failure rate in logic circuits","volume":"8","author":"AlQuraishi E.","year":"2011","unstructured":"AlQuraishi , E. ; Al-Roomi , M. ; Almukhaizim , S. , \" Analysis of the soft error susceptibility and failure rate in logic circuits .\" IEEE Int. Arab J. Inf. Technol. 8 . 4 ( 2011 ): 388 -- 396 . AlQuraishi, E.; Al-Roomi, M.; Almukhaizim, S., \"Analysis of the soft error susceptibility and failure rate in logic circuits.\" IEEE Int. Arab J. Inf. Technol. 8.4 (2011): 388--396.","journal-title":"IEEE Int. Arab J. Inf. Technol."},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition, 2007. DATE '07, vol., no.","author":"Miskov-Zivanov N.","year":"2007","unstructured":"Miskov-Zivanov , N. ; Marculescu , D. , \" Soft Error Rate Analysis for Sequential Circuits,\" Design , Automation & Test in Europe Conference & Exhibition, 2007. DATE '07, vol., no. , pp. 1 ,6, 16-20 April 2007 . Miskov-Zivanov, N.; Marculescu, D., \"Soft Error Rate Analysis for Sequential Circuits,\" Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE '07, vol., no., pp.1,6, 16-20 April 2007."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147104"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"DATE '06. Proceedings","volume":"1","author":"Gill B.S.","year":"2006","unstructured":"Gill , B.S. ; Papachristou , C. ; Wolff , F.G. , \" Soft Delay Error Analysis in Logic Circuits,\" Design , Automation and Test in Europe , 2006 . DATE '06. Proceedings , vol. 1 , no., pp. 1 ,6, 6-10 March 2006. Gill, B.S.; Papachristou, C.; Wolff, F.G., \"Soft Delay Error Analysis in Logic Circuits,\" Design, Automation and Test in Europe, 2006. DATE '06. Proceedings, vol.1, no., pp.1,6, 6-10 March 2006."},{"key":"e_1_3_2_1_12_1","volume-title":"Circuit Characterization and Analysis.\" IEEE Workshop Silicon Errors in Logic---System Effects (SELSE)","author":"Kiddie B.T.","year":"2013","unstructured":"Kiddie , B.T. ; Robinson , W.H. ; Limbrick , D.B. , \" Single-Event Multiple -Transients (SEMT) : Circuit Characterization and Analysis.\" IEEE Workshop Silicon Errors in Logic---System Effects (SELSE) , Palo Alto, CA, USA . 2013 . Kiddie, B.T.; Robinson, W.H.; Limbrick, D.B., \"Single-Event Multiple-Transients (SEMT): Circuit Characterization and Analysis.\" IEEE Workshop Silicon Errors in Logic---System Effects (SELSE), Palo Alto, CA, USA. 2013."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488858"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810329"},{"key":"e_1_3_2_1_15_1","unstructured":"Nanditha P.R.; Shahbaz S.; Madhav P.D. \"On the likelihood of multiple bit upsets in logic circuits.\" arXiv preprint arXiv:1401.1003 2014.  Nanditha P.R.; Shahbaz S.; Madhav P.D. \"On the likelihood of multiple bit upsets in logic circuits.\" arXiv preprint arXiv:1401.1003 2014."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061131"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763020"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"e_1_3_2_1_20_1","unstructured":"NanGate 45nm Open Cell Library  NanGate 45nm Open Cell Library"}],"event":{"name":"SEEDA-CECNSM '16: SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media Conference","acronym":"SEEDA-CECNSM '16","location":"Kastoria Greece"},"container-title":["Proceedings of the SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2984393.2984414","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2984393.2984414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:39:46Z","timestamp":1750217986000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2984393.2984414"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9,25]]},"references-count":20,"alternative-id":["10.1145\/2984393.2984414","10.1145\/2984393"],"URL":"https:\/\/doi.org\/10.1145\/2984393.2984414","relation":{},"subject":[],"published":{"date-parts":[[2016,9,25]]},"assertion":[{"value":"2016-09-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}