{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:35:00Z","timestamp":1763458500740,"version":"3.45.0"},"reference-count":29,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2017,11,19]],"date-time":"2017-11-19T00:00:00Z","timestamp":1511049600000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1318603"],"award-info":[{"award-number":["CCF-1318603"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2017,4,30]]},"abstract":"<jats:p>Memory arrays consisting of Static Random Access Memory (SRAM) cells occupy the largest area on chip and are responsible for significant leakage power consumption in modern microprocessors. With the transition from planar Complementary Metal-Oxide-Semiconductor (CMOS) technology to FinFETs, FinFET SRAM design has become important. However, increasing leakage power consumption of FinFETs due to aggressive scaling, width quantization, read-write conflict, and process variations make FinFET SRAM design challenging. In this article, we show how Multiparameter Asymmetric (MPA) FinFETs can be used to design ultra-low-leakage and robust 6T SRAM cells. We combine multiple asymmetries, namely, asymmetry in gate work function, source\/drain doping concentration, and gate underlap, to address various SRAM design issues all at once. We propose five novel MPA FinFET SRAM cell designs and compare them with symmetric and Single-Parameter Asymmetric (SPA) FinFET SRAM cells using dc and transient metrics. We show that the leakage current of MPA FinFET SRAM cells can be reduced by up to 58 \u00d7 while ensuring reasonable read\/write stability metric values. In addition, high stability metric values can be achieved with 22 \u00d7 leakage current reduction compared to the traditional symmetric FinFET SRAM cell. There is no area overhead associated with MPA FinFET SRAM cells.<\/jats:p>","DOI":"10.1145\/2988233","type":"journal-article","created":{"date-parts":[[2016,11,21]],"date-time":"2016-11-21T09:01:46Z","timestamp":1479718906000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Ultra-low-leakage, Robust FinFET SRAM Design Using Multiparameter Asymmetric FinFETs"],"prefix":"10.1145","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2828-0035","authenticated-orcid":false,"given":"Abdullah","family":"Guler","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}]}],"member":"320","published-online":{"date-parts":[[2016,11,19]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609437"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227850"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252031"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227848"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019279"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2832913"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the IEEE Symposium on VLSI Technology. T218--T219","author":"Chen M.-C.","year":"2013","unstructured":"M.-C. Chen, C.-H. Lin, Y.-F. Hou, Y.-J. Chen, C.-Y. Lin, F.-K. Hsueh, H.-L. Liu, C.-T. Liu, B.-W. Wang, H.-C. Chen, C.-C. Chen, S.-H. Chen, C.-T. Wu, T.-Y. Lai, M.-Y. Lee, B.-W. Wu, C.-S. Wu, I. Yang, Y.-P. Hsieh, C. Ho, T. Wang, A. B. Sachid, C. Hu, and F.-L. Yang. 2013. A 10 nm Si-based bulk FinFETs 6T SRAM with multiple fin heights technology for 25% better static noise margin. In Proceedings of the IEEE Symposium on VLSI Technology. T218--T219."},{"volume-title":"Proceedings of the IEEE Symposium on VLSI Circuits. 445--449","author":"Chin E.","key":"e_1_2_1_9_1","unstructured":"E. Chin, M. Dunga, and B. Nikolic. 2006. Design trade-offs of a 6T FinFET SRAM cell in the presence of variations. In Proceedings of the IEEE Symposium on VLSI Circuits. 445--449."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175827"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2001.934925"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2090421"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883344"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077607"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.887014"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.277381"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424366"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting. 19","author":"Kedzierski J.","year":"2001","unstructured":"J. Kedzierski, D. M. Fried, E. J. Nowak, T. Kanarsky, J. H. Rankin, H. Hanafi, W. Natzle, D. Boyd, Y. Zhang, R. A. Roy, J. Newbury, C. Yu, Q. Yang, P. Saunders, C. P. Willets, A. Johnson, S. P. Cole, H. E. Young, N. Carpenter, D. Rakowski, B. A. Rainey, P. E. Cottrell, M. Ieong, and H.-S. P. Wong. 2001. High-performance symmetric-gate and CMOS-compatible Vt asymmetric-gate FinFET devices. In Proceedings of the IEEE International Electron Devices Meeting. 19.5.1--19.5.4."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279377"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2003.1242918"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2169678"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2199759"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523634"},{"key":"e_1_2_1_25_1","volume-title":"Version I-2013.12.","author":"Synopsys Inc. 2013.","year":"2013","unstructured":"Synopsys Inc. 2013. Sentaurus TCAD Tool Suite, Version I-2013.12. (2013). htttp:\/\/www.synopsys.com."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164300"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703430"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.818594"},{"volume-title":"Proceedings of the IEEE Symposium on VLSI Technology. 14--15","author":"Yamashita T.","key":"e_1_2_1_29_1","unstructured":"T. Yamashita, V. S. Basker, T. Standaert, C.-C. Yeh, T. Yamamoto, K. Maitra, C.-H. Lin, J. Faltermeier, S. Kanakasabapathy, M. Wang, H. Sunamura, H. Jagannathan, A. Reznicek, S. Schmitz, A. Inada, J. Wang, H. Adhikari, N. Berliner, K.-L. Lee, P. Kulkarni, Y. Zhu, A. Kumar, A. Bryant, S. Wu, T. Kanarsky, J. Cho, E. Mclellan, S. J. Holmes, R. C. Johnson, T. Levin, J. Demarest, J. Li, P. Oldiges, J. Arnold, M. Colburn, M. Hane, D. Mcherron, V. K. Paruchuri, B. Doris, R. J. Miller, H. Bu, M. Khare, J. O\u2019Neill, and E. Leobandung. 2011. Sub-25nm FinFET with advanced fin formation and short channel effect engineering. In Proceedings of the IEEE Symposium on VLSI Technology. 14--15."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2988233","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2988233","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2988233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:24:57Z","timestamp":1763457897000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2988233"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,19]]},"references-count":29,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,4,30]]}},"alternative-id":["10.1145\/2988233"],"URL":"https:\/\/doi.org\/10.1145\/2988233","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2016,11,19]]},"assertion":[{"value":"2015-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-08-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-11-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}