{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T18:24:11Z","timestamp":1770747851949,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T00:00:00Z","timestamp":1475452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,3]]},"DOI":"10.1145\/2989081.2989082","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T15:58:54Z","timestamp":1476979134000},"page":"40-49","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Performance Impact of a Slower Main Memory"],"prefix":"10.1145","author":[{"given":"Kazi","family":"Asifuzzaman","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain"}]},{"given":"Milan","family":"Pavlovic","sequence":"additional","affiliation":[{"name":"BSC & UPC, Barcelona, Spain"}]},{"given":"Milan","family":"Radulovic","sequence":"additional","affiliation":[{"name":"BSC & UPC, Barcelona, Spain"}]},{"given":"David","family":"Zaragoza","sequence":"additional","affiliation":[{"name":"BSC & UPC, Barcelona, Spain"}]},{"given":"Ohseong","family":"Kwon","sequence":"additional","affiliation":[{"name":"Memory Planning Group, Samsung Electronics Co., Ltd, Seoul, Korea"}]},{"given":"Kyung-Chang","family":"Ryoo","sequence":"additional","affiliation":[{"name":"Memory Planning Group, Samsung Electronics Co., Ltd, Seoul, Korea"}]},{"given":"Petar","family":"Radojkovi\u0107","sequence":"additional","affiliation":[{"name":"BSC, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2016,10,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"September","author":"Kogge Peter","year":"2008","unstructured":"Peter Kogge , Keren Bergman , Shekhar Borkar , Dan Campbell , William Carlson , William Dally , Monty Denneau , Paul Franzon , William Harrod , Kerry Hill , Jon Hiller , Sherman Karp , Stephen Keckler , Dean Klein , Robert Lucas , Mark Richards , Al Scarpelli , Steven Scott , Allan Snavely , Thomas Sterling , R. Stanley Williams , and Katherine Yelick . ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems , September 2008 . Peter Kogge, Keren Bergman, Shekhar Borkar, Dan Campbell, William Carlson, William Dally, Monty Denneau, Paul Franzon, William Harrod, Kerry Hill, Jon Hiller, Sherman Karp, Stephen Keckler, Dean Klein, Robert Lucas, Mark Richards, Al Scarpelli, Steven Scott, Allan Snavely, Thomas Sterling, R. Stanley Williams, and Katherine Yelick. ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems, September 2008."},{"key":"e_1_3_2_1_2_1","volume-title":"Race to Exascale: Opportunities and Challenges. Keynote Presentation at the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Sodani Avinash","year":"2011","unstructured":"Avinash Sodani . Race to Exascale: Opportunities and Challenges. Keynote Presentation at the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) , 2011 . Avinash Sodani. Race to Exascale: Opportunities and Challenges. Keynote Presentation at the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2011."},{"key":"e_1_3_2_1_3_1","volume-title":"March","author":"Stevens Rick","year":"2010","unstructured":"Rick Stevens , Andy White , Pete Beckman , Ray Bair-ANL, Jim Hack , Jeff Nichols , Al GeistORNL, Horst Simon , Kathy Yelick , John Shalf-LBNL, Steve Ashby , Moe Khaleel-PNNL, Michel McCoy , Mark Seager , Brent Gorda-LLNL, John Morrison , Cheryl Wampler-LANL, James Peery , Sudip Dosanjh , Jim Ang-SNL, Jim Davenport , Tom Schlagel , BNL , Fred Johnson , and Paul Messina . A Decadal DOE Plan for Providing Exascale Applications and Technologies for DOE Mission Needs. Presentation at Advanced Simulation and Computing Principal Investigators Meeting , March 2010 . Rick Stevens, Andy White, Pete Beckman, Ray Bair-ANL, Jim Hack, Jeff Nichols, Al GeistORNL, Horst Simon, Kathy Yelick, John Shalf-LBNL, Steve Ashby, Moe Khaleel-PNNL, Michel McCoy, Mark Seager, Brent Gorda-LLNL, John Morrison, Cheryl Wampler-LANL, James Peery, Sudip Dosanjh, Jim Ang-SNL, Jim Davenport, Tom Schlagel, BNL, Fred Johnson, and Paul Messina. A Decadal DOE Plan for Providing Exascale Applications and Technologies for DOE Mission Needs. Presentation at Advanced Simulation and Computing Principal Investigators Meeting, March 2010."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855094"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_6_1","author":"Dieny B.","year":"1991","unstructured":"B. Dieny , V. S. Speriosu , S. S. P. Parkin , B. A. Gurney , D. R. Wilhoit , and D. Mauri . Giant magnetoresistive in soft ferromagnetic multilayers. Phys. Rev. B , 1991 . B. Dieny, V. S. Speriosu, S. S. P. Parkin, B. A. Gurney, D. R. Wilhoit, and D. Mauri. Giant magnetoresistive in soft ferromagnetic multilayers. Phys. Rev. B, 1991.","journal-title":"Giant magnetoresistive in soft ferromagnetic multilayers. Phys. Rev. B"},{"key":"e_1_3_2_1_7_1","author":"Spong J.K.","year":"1996","unstructured":"J.K. Spong , Speriosu, Robert E. Fontana , Moris M. Dovek , and T.L. Hylton . Giant Magnetoresistive Spin Valve Bridge Sensor. IEEE Transactions on Magnetics , 1996 . J.K. Spong, Speriosu, Robert E. Fontana, Moris M. Dovek, and T.L. Hylton. Giant Magnetoresistive Spin Valve Bridge Sensor. IEEE Transactions on Magnetics, 1996.","journal-title":"Giant Magnetoresistive Spin Valve Bridge Sensor. IEEE Transactions on Magnetics"},{"key":"e_1_3_2_1_8_1","author":"Katine J. A.","year":"2000","unstructured":"J. A. Katine , F. J. Albert , R. A. Buhrman , E. B. Myers , and D. C. Ralph . Current-Driven Magnetization Reversal and Spin-Wave Excitations in Co \/Cu \/Co Pillars. Phys. Rev. Lett. , 2000 . J. A. Katine, F. J. Albert, R. A. Buhrman, E. B. Myers, and D. C. Ralph. Current-Driven Magnetization Reversal and Spin-Wave Excitations in Co \/Cu \/Co Pillars. Phys. Rev. Lett., 2000.","journal-title":"Phys. Rev. Lett."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.20"},{"key":"e_1_3_2_1_11_1","volume-title":"Magnetic random access memory","author":"Kim C.","year":"2013","unstructured":"C. Kim , D. Kang , H. Kim , C.W. Park , D.H. SOHN, Y.S. Lee , S. Kang , H.R. Oh , and S. Cha . Magnetic random access memory , 2013 . US Patent App . 13\/768,858. C. Kim, D. Kang, H. Kim, C.W. Park, D.H. SOHN, Y.S. Lee, S. Kang, H.R. Oh, and S. Cha. Magnetic random access memory, 2013. US Patent App. 13\/768,858."},{"key":"e_1_3_2_1_12_1","volume-title":"Magneto-resistive memory device including source line voltage generator","author":"Kim H.","year":"2013","unstructured":"H. Kim , S.K. Kang , D.H. SOHN, D.M. Kim , and K.C. Lee . Magneto-resistive memory device including source line voltage generator , 2013 . US Patent App . 13\/832,101. H. Kim, S.K. Kang, D.H. SOHN, D.M. Kim, and K.C. Lee. Magneto-resistive memory device including source line voltage generator, 2013. US Patent App. 13\/832,101."},{"key":"e_1_3_2_1_13_1","volume-title":"System Including the Same and Method of Reading Data in the Same","author":"Oh H.R.","year":"2014","unstructured":"H.R. Oh . Resistive Memory Device , System Including the Same and Method of Reading Data in the Same , 2014 . US Patent App. 14\/094,021. H.R. Oh. Resistive Memory Device, System Including the Same and Method of Reading Data in the Same, 2014. US Patent App. 14\/094,021."},{"key":"e_1_3_2_1_14_1","volume-title":"Novel Hybrid DRAM\/MRAM Design for Reducing Power of High Performance Mobile CPU. In IEEE International Electron Devices Meeting (IEDM)","author":"Abe K.","year":"2012","unstructured":"K. Abe , H. Noguchi , E. Kitagawa , N. Shimomura , J. Ito , and S. Fujita . Novel Hybrid DRAM\/MRAM Design for Reducing Power of High Performance Mobile CPU. In IEEE International Electron Devices Meeting (IEDM) , 2012 . K. Abe, H. Noguchi, E. Kitagawa, N. Shimomura, J. Ito, and S. Fujita. Novel Hybrid DRAM\/MRAM Design for Reducing Power of High Performance Mobile CPU. In IEEE International Electron Devices Meeting (IEDM), 2012."},{"key":"e_1_3_2_1_15_1","volume-title":"Symposium on VLSI Technology (VLSIT)","author":"Noguchi H.","year":"2013","unstructured":"H. Noguchi , K. Kushida , K. Ikegami , K. Abe , E. Kitagawa , S. Kashiwada , C. Kamata , A. Kawasumi , H. Hara , and S. Fujita . A 250-MHz 256b-I\/O 1-Mb STT-MRAM with Advanced Perpendicular MTJ Based Dual cell for Nonvolatile Magnetic Caches to Reduce Active Power of Processors . In Symposium on VLSI Technology (VLSIT) , 2013 . H. Noguchi, K. Kushida, K. Ikegami, K. Abe, E. Kitagawa, S. Kashiwada, C. Kamata, A. Kawasumi, H. Hara, and S. Fujita. A 250-MHz 256b-I\/O 1-Mb STT-MRAM with Advanced Perpendicular MTJ Based Dual cell for Nonvolatile Magnetic Caches to Reduce Active Power of Processors. In Symposium on VLSI Technology (VLSIT), 2013."},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE International Solid-State Circuits Conference","author":"Nebashi R.","year":"2009","unstructured":"R. Nebashi , N. Sakimura , H. Honjo , S. Saito , Y. Ito , S. Miura , Y. Kato , K. Mori , Y. Ozaki , Y. Kobayashi , N. Ohshima , K. Kinoshita , T. Suzuki , K. Nagahara , N. Ishiwata , K. Suemitsu , S. Fukami , H. Hada , T. Sugibayashi , and N. Kasai . A 90nm 12ns 32Mb 2T1MTJ MRAM . In IEEE International Solid-State Circuits Conference , 2009 . R. Nebashi, N. Sakimura, H. Honjo, S. Saito, Y. Ito, S. Miura, Y. Kato, K. Mori, Y. Ozaki, Y. Kobayashi, N. Ohshima, K. Kinoshita, T. Suzuki, K. Nagahara, N. Ishiwata, K. Suemitsu, S. Fukami, H. Hada, T. Sugibayashi, and N. Kasai. A 90nm 12ns 32Mb 2T1MTJ MRAM. In IEEE International Solid-State Circuits Conference, 2009."},{"key":"e_1_3_2_1_17_1","unstructured":"Everspin Technologies Inc. Everspin Embedded MRAM. http:\/\/www.everspin.com\/everspin-embedded-mram 2015.  Everspin Technologies Inc. Everspin Embedded MRAM. http:\/\/www.everspin.com\/everspin-embedded-mram 2015."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_20_1","volume-title":"Data Intensive Applications. In IEEE International Conference on Cluster Computing (CLUSTER)","author":"Suresh A.","year":"2014","unstructured":"A. Suresh , P. Cicotti , and L. Carrington . Evaluation of Emerging Memory Technologies for HPC , Data Intensive Applications. In IEEE International Conference on Cluster Computing (CLUSTER) , 2014 . A. Suresh, P. Cicotti, and L. Carrington. Evaluation of Emerging Memory Technologies for HPC, Data Intensive Applications. In IEEE International Conference on Cluster Computing (CLUSTER), 2014."},{"key":"e_1_3_2_1_21_1","volume-title":"Unified European Applications Benchmark Suite","author":"PRACE.","year":"2013","unstructured":"PRACE. Unified European Applications Benchmark Suite , 2013 . PRACE. Unified European Applications Benchmark Suite, 2013."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086715"},{"key":"e_1_3_2_1_23_1","unstructured":"Barcelona Supercomputing Center. MareNostrum III System Architecture. http:\/\/www.bsc.es\/marenostrum-support-services\/mn3 2013.  Barcelona Supercomputing Center. MareNostrum III System Architecture. http:\/\/www.bsc.es\/marenostrum-support-services\/mn3 2013."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.71"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPC.2012.6240481"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/2820282.2820333"},{"key":"e_1_3_2_1_27_1","volume-title":"http:\/\/www.bsc.es\/computer-sciences\/performance-tools\/paraver","author":"Barcelona Supercomputing Center","year":"2015","unstructured":"Barcelona Supercomputing Center . Paraver. http:\/\/www.bsc.es\/computer-sciences\/performance-tools\/paraver , 2015 . Barcelona Supercomputing Center. Paraver. http:\/\/www.bsc.es\/computer-sciences\/performance-tools\/paraver, 2015."},{"key":"e_1_3_2_1_28_1","volume-title":"http:\/\/valgrind.org\/","year":"2015","unstructured":"Valgrind. http:\/\/valgrind.org\/ , 2015 . Valgrind. http:\/\/valgrind.org\/, 2015."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/128738.128740"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/254180.254184"},{"key":"e_1_3_2_1_32_1","volume-title":"Data Placement in HPC Architectures with Heterogeneous Off-Chip Memory. In IEEE 31st International Conference on Computer Design (ICCD)","author":"Pavlovic M.","year":"2013","unstructured":"M. Pavlovic , N. Puzovic , and A. Ramirez . Data Placement in HPC Architectures with Heterogeneous Off-Chip Memory. In IEEE 31st International Conference on Computer Design (ICCD) , 2013 . M. Pavlovic, N. Puzovic, and A. Ramirez. Data Placement in HPC Architectures with Heterogeneous Off-Chip Memory. In IEEE 31st International Conference on Computer Design (ICCD), 2013."},{"key":"e_1_3_2_1_33_1","unstructured":"Top500. Top500 Supercomuter Sites. http:\/\/www.top500.org\/ 2015.  Top500. Top500 Supercomuter Sites. http:\/\/www.top500.org\/ 2015."},{"key":"e_1_3_2_1_34_1","unstructured":"Intel. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-optimization-manual.html 2015.  Intel. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-optimization-manual.html 2015."},{"key":"e_1_3_2_1_35_1","volume-title":"www.supermicro.com\/products\/system\/1U\/6017\/SYS-6017R-WRF.cfm","author":"SuperServer","year":"2015","unstructured":"Supermicro. SuperServer 6017R-WRF. www.supermicro.com\/products\/system\/1U\/6017\/SYS-6017R-WRF.cfm , 2015 . Supermicro. SuperServer 6017R-WRF. www.supermicro.com\/products\/system\/1U\/6017\/SYS-6017R-WRF.cfm, 2015."},{"key":"e_1_3_2_1_36_1","unstructured":"Everspin Technologies Inc. Everspin Enhances RIM Smart Meters with Instantly Non-Volatile Low-Energy MRAM Memory. http:\/\/www.everspin.com\/everspin-embedded-mram 2015.  Everspin Technologies Inc. Everspin Enhances RIM Smart Meters with Instantly Non-Volatile Low-Energy MRAM Memory. http:\/\/www.everspin.com\/everspin-embedded-mram 2015."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.89"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.56"},{"key":"e_1_3_2_1_40_1","volume-title":"Vetter and Sparsh Mittal. Opportunities for nonvolatile memory systems in extreme-scale high performance computing. Computing in Science and Engineering special issue","author":"Jeffrey","year":"2015","unstructured":"Jeffrey S. Vetter and Sparsh Mittal. Opportunities for nonvolatile memory systems in extreme-scale high performance computing. Computing in Science and Engineering special issue , 2015 . Jeffrey S. Vetter and Sparsh Mittal. Opportunities for nonvolatile memory systems in extreme-scale high performance computing. Computing in Science and Engineering special issue, 2015."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"e_1_3_2_1_43_1","volume-title":"Sridharan and Dean Liberty. A Study of DRAM Failures in the Field. In International Conference on High Performance Computing, Networking, Storage and Analysis","author":"Vilas","year":"2012","unstructured":"Vilas Sridharan and Dean Liberty. A Study of DRAM Failures in the Field. In International Conference on High Performance Computing, Networking, Storage and Analysis , 2012 . Vilas Sridharan and Dean Liberty. A Study of DRAM Failures in the Field. In International Conference on High Performance Computing, Networking, Storage and Analysis, 2012."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665726"},{"key":"e_1_3_2_1_46_1","volume-title":"IEEE International Solid State Circuits Conference","author":"Halupka D.","year":"2010","unstructured":"D. Halupka , S. Huda , W. Song , A. Sheikholeslami , K. Tsunoda , C. Yoshida , and M. Aoki . Negative-Resistance Read and Write Schemes for STT-MRAM in 0.13um CMOS . In IEEE International Solid State Circuits Conference , 2010 . D. Halupka, S. Huda, W. Song, A. Sheikholeslami, K. Tsunoda, C. Yoshida, and M. Aoki. Negative-Resistance Read and Write Schemes for STT-MRAM in 0.13um CMOS. In IEEE International Solid State Circuits Conference, 2010."},{"key":"e_1_3_2_1_47_1","unstructured":"ITRS. 2013 International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net\/Links\/2013ITRS\/Home2013.htm 2015.  ITRS. 2013 International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net\/Links\/2013ITRS\/Home2013.htm 2015."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"e_1_3_2_1_49_1","volume-title":"Yinlong Xu. STT-RAM Based Energy-Efficiency Hybrid Cache for CMPs. In IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC)","author":"Li Jianhua","year":"2011","unstructured":"Jianhua Li , C.J. Xue , and Yinlong Xu. STT-RAM Based Energy-Efficiency Hybrid Cache for CMPs. In IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC) , 2011 . Jianhua Li, C.J. Xue, and Yinlong Xu. STT-RAM Based Energy-Efficiency Hybrid Cache for CMPs. In IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC), 2011."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014895"},{"key":"e_1_3_2_1_53_1","volume-title":"Performance, Power, and Reliability Tradeoffs of STT-RAM Cell Subject to Architecture-Level Requirement","author":"Li Hai","year":"2011","unstructured":"Hai Li , Xiaobin Wang , Zhong-Liang Ong , Weng-Fai Wong , Yaojun Zhang , Peiyuan Wang , and Yiran Chen . Performance, Power, and Reliability Tradeoffs of STT-RAM Cell Subject to Architecture-Level Requirement . IEEE Transactions on Magnetics , 2011 . Hai Li, Xiaobin Wang, Zhong-Liang Ong, Weng-Fai Wong, Yaojun Zhang, Peiyuan Wang, and Yiran Chen. Performance, Power, and Reliability Tradeoffs of STT-RAM Cell Subject to Architecture-Level Requirement. IEEE Transactions on Magnetics, 2011."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"}],"event":{"name":"MEMSYS '16: The Second International Symposium on Memory Systems","location":"Alexandria VA USA","acronym":"MEMSYS '16"},"container-title":["Proceedings of the Second International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989082","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:41Z","timestamp":1750218641000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989082"}},"subtitle":["A case study of STT-MRAM in HPC"],"short-title":[],"issued":{"date-parts":[[2016,10,3]]},"references-count":53,"alternative-id":["10.1145\/2989081.2989082","10.1145\/2989081"],"URL":"https:\/\/doi.org\/10.1145\/2989081.2989082","relation":{},"subject":[],"published":{"date-parts":[[2016,10,3]]},"assertion":[{"value":"2016-10-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}