{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T20:51:37Z","timestamp":1757451097804,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":50,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T00:00:00Z","timestamp":1475452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,3]]},"DOI":"10.1145\/2989081.2989084","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T15:58:54Z","timestamp":1476979134000},"page":"338-349","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["CLARA"],"prefix":"10.1145","author":[{"given":"Aditya","family":"Agrawal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"O'Connor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Evgeny","family":"Bolotin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niladrish","family":"Chatterjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen","family":"Keckler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,10,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"1\n    Gb GDDR5 SGRAM H5GQ1H24AFR. {Online}. Available: http:\/\/www.hynix.com\/datasheet\/pdf\/graphics\/H5GQ1H24AFR(Rev1.0).pdf  1 Gb GDDR5 SGRAM H5GQ1H24AFR. {Online}. Available: http:\/\/www.hynix.com\/datasheet\/pdf\/graphics\/H5GQ1H24AFR(Rev1.0).pdf"},{"key":"e_1_3_2_1_2_1","unstructured":"Micron DDR4 SDRAM. {Online}. Available: http:\/\/www.micron.com\/products\/dram\/ddr4-sdram  Micron DDR4 SDRAM. {Online}. Available: http:\/\/www.micron.com\/products\/dram\/ddr4-sdram"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694381"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"A. Agrawal A. Ansari and J. Torrellas \"Mosaic: Exploiting the Spatial Locality of Process Variation to Reduce Refresh Energy in On-Chip eDRAM Modules \" in International Symposium on High Performance Computer Architecture Feb. 2014.  A. Agrawal A. Ansari and J. Torrellas \"Mosaic: Exploiting the Spatial Locality of Process Variation to Reduce Refresh Energy in On-Chip eDRAM Modules \" in International Symposium on High Performance Computer Architecture Feb. 2014.","DOI":"10.1109\/HPCA.2014.6835978"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522336"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.164"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"A. Bakhoda G. Yuan W. Fung H. Wong and T. Aamodt \"Analyzing CUDA Workloads Using a Detailed GPU Simulator \" in IEEE International Symposium on Performance Analysis of Systems and Software Apr. 2009.  A. Bakhoda G. Yuan W. Fung H. Wong and T. Aamodt \"Analyzing CUDA Workloads Using a Detailed GPU Simulator \" in IEEE International Symposium on Performance Analysis of Systems and Software Apr. 2009.","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"I. Bhati Z. Chishti and B. Jacob \"Coordinated Refresh: Energy Efficient Techniques for DRAM Refresh Scheduling \" in IEEE International Symposium on Low Power Electronics and Design Sep. 2013.   I. Bhati Z. Chishti and B. Jacob \"Coordinated Refresh: Energy Efficient Techniques for DRAM Refresh Scheduling \" in IEEE International Symposium on Low Power Electronics and Design Sep. 2013.","DOI":"10.1109\/ISLPED.2013.6629295"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"volume-title":"IEEE International Symposium on High Performance Computer Architecture","year":"2014","author":"Chang K.-W.","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_14_1","first-page":"137","article-title":"Methods of operating DRAM devices having adjustable internal refresh cycles that vary in response to on-chip temperature changes","volume":"8","author":"Choi J.-H.","year":"2012","journal-title":"Patent US"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"K. C. Chun W. Zhang P. Jain and C. Kim \"A 700 MHz 2T1C Embedded DRAM Macro in a Generic Logic Process with No Boosted Supplies \" in International Solid-State Circuits Conference Feb. 2011.  K. C. Chun W. Zhang P. Jain and C. Kim \"A 700 MHz 2T1C Embedded DRAM Macro in a Generic Logic Process with No Boosted Supplies \" in International Solid-State Circuits Conference Feb. 2011.","DOI":"10.1109\/ISSCC.2011.5746418"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597663"},{"key":"e_1_3_2_1_17_1","unstructured":"(2009) DDR2 SDRAM Standard. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-2e  (2009) DDR2 SDRAM Standard. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-2e"},{"key":"e_1_3_2_1_18_1","unstructured":"(2012) DDR3 SDRAM Standard. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-3d  (2012) DDR3 SDRAM Standard. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-3d"},{"key":"e_1_3_2_1_19_1","unstructured":"DDR3L SDRAM MT41K1G8. {Online}. Available: http:\/\/www.micron.com\/~\/media\/documents\/products\/data-sheet\/dram\/ddr3\/8gb_ddr3l.pdf  DDR3L SDRAM MT41K1G8. {Online}. Available: http:\/\/www.micron.com\/~\/media\/documents\/products\/data-sheet\/dram\/ddr3\/8gb_ddr3l.pdf"},{"key":"e_1_3_2_1_20_1","unstructured":"(2013) DDR4 SDRAM Standard. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/results\/jesd79-4%20ddr4  (2013) DDR4 SDRAM Standard. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/results\/jesd79-4%20ddr4"},{"key":"e_1_3_2_1_21_1","unstructured":"DRAMSim2. {Online}. Available: http:\/\/www.eng.umd.edu\/~blj\/dramsim\/  DRAMSim2. {Online}. Available: http:\/\/www.eng.umd.edu\/~blj\/dramsim\/"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"e_1_3_2_1_25_1","unstructured":"(2013) High Bandwidth Memory (HBM) Standard. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/results\/jesd235  (2013) High Bandwidth Memory (HBM) Standard. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/results\/jesd235"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_27_1","unstructured":"HPC Challenge Benchmark. {Online}. Available: http:\/\/icl.cs.utk.edu\/hpcc\/index.html  HPC Challenge Benchmark. {Online}. Available: http:\/\/icl.cs.utk.edu\/hpcc\/index.html"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669156"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0333"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"R. Kalla \"POWER7: IBM's Next Generation POWER Microprocessor \" in Hot Chips: A Symposium on High Performance Chips Aug. 2009.  R. Kalla \"POWER7: IBM's Next Generation POWER Microprocessor \" in Hot Chips: A Symposium on High Performance Chips Aug. 2009.","DOI":"10.1109\/HOTCHIPS.2009.7478381"},{"key":"e_1_3_2_1_31_1","article-title":"A New Investigation of Data Retention Time in Truly Nanoscaled DRAMs","author":"Kim K.","year":"2009","journal-title":"IEEE Electron Device Letters"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"W. Kong P. Parries G. Wang and S. Iyer \"Analysis of Retention Time Distribution of Embedded DRAM - A New Method to Characterize Across-Chip Threshold Voltage Variation \" in IEEE International Test Conference Oct. 2008.  W. Kong P. Parries G. Wang and S. Iyer \"Analysis of Retention Time Distribution of Embedded DRAM - A New Method to Characterize Across-Chip Threshold Voltage Variation \" in IEEE International Test Conference Oct. 2008.","DOI":"10.1109\/TEST.2008.4700556"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"J. Liu B. Jaiyen R. Veras and O. Mutlu \"RAIDR: Retention-Aware Intelligent DRAM Refresh \" in International Symposium on Computer Architecture Jun. 2012.   J. Liu B. Jaiyen R. Veras and O. Mutlu \"RAIDR: Retention-Aware Intelligent DRAM Refresh \" in International Symposium on Computer Architecture Jun. 2012.","DOI":"10.1109\/ISCA.2012.6237001"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_3_2_1_36_1","unstructured":"(2013) Low Power DDR3 SDRAM Standard. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/results\/jesd209-3  (2013) Low Power DDR3 SDRAM Standard. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/results\/jesd209-3"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"e_1_3_2_1_39_1","unstructured":"NAS Parallel Benchmarks. {Online}. Available: http:\/\/www.nas.nasa.gov\/publications\/npb.html  NAS Parallel Benchmarks. {Online}. Available: http:\/\/www.nas.nasa.gov\/publications\/npb.html"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"e_1_3_2_1_41_1","unstructured":"R Core Team R: A Language and Environment for Statistical Computing R Foundation for Statistical Computing 2014. {Online}. Available: http:\/\/www.R-project.org\/  R Core Team R: A Language and Environment for Statistical Computing R Foundation for Statistical Computing 2014. {Online}. Available: http:\/\/www.R-project.org\/"},{"key":"e_1_3_2_1_42_1","unstructured":"J. Renau etal (2005 Jan.) SESC simulator. {Online}. Available: http:\/\/sesc.sourceforge.net  J. Renau et al. (2005 Jan.) SESC simulator. {Online}. Available: http:\/\/sesc.sourceforge.net"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"volume-title":"Storage and Analysis","year":"2012","author":"Sridharan V.","key":"e_1_3_2_1_44_1"},{"volume-title":"Hot Chips: A Symposium on High Performance Chips","year":"2013","author":"Stuecheli J.","key":"e_1_3_2_1_45_1"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"e_1_3_2_1_47_1","unstructured":"R. K. Venkatesan S. Herr and E. Rotenberg \"Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM \" in International Symposium on High Performance Computer Architecture Feb. 2006.  R. K. Venkatesan S. Herr and E. Rotenberg \"Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM \" in International Symposium on High Performance Computer Architecture Feb. 2006."},{"key":"e_1_3_2_1_48_1","first-page":"647","article-title":"DRAM Refresh Method and System","volume":"8","author":"Wang D.","year":"2014","journal-title":"Patent US"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"crossref","unstructured":"T. Zhang M. Poremba C. Xu G. Sun and Y. Xie \"CREAM: A Concurrent-Refresh-Aware DRAM Memory Architecture \" in IEEE International Symposium on High Performance Computer Architecture Feb. 2014.  T. Zhang M. Poremba C. Xu G. Sun and Y. Xie \"CREAM: A Concurrent-Refresh-Aware DRAM Memory Architecture \" in IEEE International Symposium on High Performance Computer Architecture Feb. 2014.","DOI":"10.1109\/HPCA.2014.6835947"}],"event":{"name":"MEMSYS '16: The Second International Symposium on Memory Systems","acronym":"MEMSYS '16","location":"Alexandria VA USA"},"container-title":["Proceedings of the Second International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989084","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:41Z","timestamp":1750218641000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989084"}},"subtitle":["Circular Linked-List Auto and Self Refresh Architecture"],"short-title":[],"issued":{"date-parts":[[2016,10,3]]},"references-count":50,"alternative-id":["10.1145\/2989081.2989084","10.1145\/2989081"],"URL":"https:\/\/doi.org\/10.1145\/2989081.2989084","relation":{},"subject":[],"published":{"date-parts":[[2016,10,3]]},"assertion":[{"value":"2016-10-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}