{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,5]],"date-time":"2026-07-05T03:07:52Z","timestamp":1783220872980,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T00:00:00Z","timestamp":1506988800000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1527034"],"award-info":[{"award-number":["1527034"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,3]]},"DOI":"10.1145\/2989081.2989086","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T11:58:54Z","timestamp":1476964734000},"page":"208-210","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Processing Acceleration with Resistive Memory-based Computation"],"prefix":"10.1145","author":[{"given":"Mohsen","family":"Imani","sequence":"first","affiliation":[{"name":"UC San Diego, Gilman Dr, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yan","family":"Cheng","sequence":"additional","affiliation":[{"name":"UC San Diego, Gilman Dr, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tajana","family":"Rosing","sequence":"additional","affiliation":[{"name":"UC San Diego, Gilman Dr, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,10,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/946247.946734"},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"Extracting value from chaos","volume":"1142","author":"Gantz J.","year":"2011","unstructured":"J. Gantz and et al. Extracting value from chaos. IDC iview, 1142:1--12, 2011.","journal-title":"IDC iview"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2840819.2840878"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2015.7421162"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2972118"},{"key":"e_1_3_2_1_6_1","volume-title":"Approximate computing using multiple-access single-charge associative memory","author":"Imani M.","year":"2016","unstructured":"M. Imani, S. Patil, and T. Rosing. Approximate computing using multiple-access single-charge associative memory. 2016."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971893"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479148"},{"key":"e_1_3_2_1_9_1","volume-title":"Read-tuned stt-ram and edram cache hierarchies for throughput and energy enhancement. arXiv preprint arXiv:1607.08086","author":"Khoshavi N.","year":"2016","unstructured":"N. Khoshavi and et al. Read-tuned stt-ram and edram cache hierarchies for throughput and energy enhancement. arXiv preprint arXiv:1607.08086, 2016."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304356"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ssi.2016.04.002"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898057"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989085"},{"key":"e_1_3_2_1_16_1","volume-title":"34th International Conference on Computer Design (ICCD)","author":"Valad M.","year":"2016","unstructured":"M. Valad Beigi and et al. Tesla: Using microfluidics to thermally stabilize 3d stacked stt-ram caches. In 34th International Conference on Computer Design (ICCD), 2016."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039420"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967037"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971892"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903012"}],"event":{"name":"MEMSYS '16: The Second International Symposium on Memory Systems","location":"Alexandria VA USA","acronym":"MEMSYS '16"},"container-title":["Proceedings of the Second International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989086","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989086","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989086","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:32:56Z","timestamp":1763458376000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989086"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,3]]},"references-count":20,"alternative-id":["10.1145\/2989081.2989086","10.1145\/2989081"],"URL":"https:\/\/doi.org\/10.1145\/2989081.2989086","relation":{},"subject":[],"published":{"date-parts":[[2016,10,3]]},"assertion":[{"value":"2016-10-03","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}