{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:10:11Z","timestamp":1750306211857,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T00:00:00Z","timestamp":1475452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,3]]},"DOI":"10.1145\/2989081.2989089","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T15:58:54Z","timestamp":1476979134000},"page":"104-118","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Analytical Study on Bandwidth Efficiency of Heterogeneous Memory Systems"],"prefix":"10.1145","author":[{"given":"Amin","family":"Farmahini-Farahani","sequence":"first","affiliation":[{"name":"AMD Research, Advanced Micro Devices, Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Roberts","sequence":"additional","affiliation":[{"name":"AMD Research, Advanced Micro Devices, Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nuwan","family":"Jayasena","sequence":"additional","affiliation":[{"name":"AMD Research, Advanced Micro Devices, Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,10,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"High bandwidth memory (HBM) DRAM JESD235 \" 2013. {Online}. Available: https:\/\/www.jedec.org\/standards-documents\/docs\/jesd235  \"High bandwidth memory (HBM) DRAM JESD235 \" 2013. {Online}. Available: https:\/\/www.jedec.org\/standards-documents\/docs\/jesd235"},{"key":"e_1_3_2_1_2_1","unstructured":"\"Hybrid memory cube specification 2.0 \" 2014. {Online}. Available: http:\/\/hybridmemorycube.org\/files\/SiteDown-loads\/HMC-30G-VSR_HMCC_Specification_Rev2.0_Public.pdf  \"Hybrid memory cube specification 2.0 \" 2014. {Online}. Available: http:\/\/hybridmemorycube.org\/files\/SiteDown-loads\/HMC-30G-VSR_HMCC_Specification_Rev2.0_Public.pdf"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694381"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.72"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(88)90002-0"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"first-page":"87","volume-title":"June 2012","author":"Jeddeloh J.","key":"e_1_3_2_1_8_1"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"e_1_3_2_1_11_1","first-page":"145","article-title":"Memory-centric system interconnect design with hybrid memory cubes","author":"Kim G.","year":"2013","journal-title":"PACT"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.25"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"J. T. Pawlowski \"Hybrid memory cube (HMC) \" in Hotchips 2011.  J. T. Pawlowski \"Hybrid memory cube (HMC) \" in Hotchips 2011.","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_16_1","first-page":"380","article-title":"PreSET: Improving performance of phase change memories by exploiting asymmetry in write times","author":"Qureshi M.","year":"2012","journal-title":"ISCA"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818955"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"D. Roberts A. Farmahini-Farahani K. Cheng N. Hu D. May-hew and M. Ignatowski \"NMI: A new memory interface to enable innovation \" in Hotchips 2015.  D. Roberts A. Farmahini-Farahani K. Cheng N. Hu D. May-hew and M. Ignatowski \"NMI: A new memory interface to enable innovation \" in Hotchips 2015.","DOI":"10.1109\/HOTCHIPS.2015.7477474"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"A. Sodani \"Knights Landing: 2nd generation Intel \"Xeon Phi\" processor \" in Hotchips 2015.  A. Sodani \"Knights Landing: 2nd generation Intel \"Xeon Phi\" processor \" in Hotchips 2015.","DOI":"10.1109\/HOTCHIPS.2015.7477467"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_2_1_22_1","first-page":"476","article-title":"Overcoming the challenges of crossbar resistive memory architectures","author":"Xu C.","year":"2015","journal-title":"HPCA"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522326"}],"event":{"name":"MEMSYS '16: The Second International Symposium on Memory Systems","acronym":"MEMSYS '16","location":"Alexandria VA USA"},"container-title":["Proceedings of the Second International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989089","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:41Z","timestamp":1750218641000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989089"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,3]]},"references-count":23,"alternative-id":["10.1145\/2989081.2989089","10.1145\/2989081"],"URL":"https:\/\/doi.org\/10.1145\/2989081.2989089","relation":{},"subject":[],"published":{"date-parts":[[2016,10,3]]},"assertion":[{"value":"2016-10-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}