{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T12:24:51Z","timestamp":1778847891883,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T00:00:00Z","timestamp":1506988800000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1320738"],"award-info":[{"award-number":["CNS-1320738"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,3]]},"DOI":"10.1145\/2989081.2989095","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T11:58:54Z","timestamp":1476964734000},"page":"238-247","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["How Many MLCs Should Impersonate SLCs to Optimize SSD Performance?"],"prefix":"10.1145","author":[{"given":"Wei","family":"Wang","sequence":"first","affiliation":[{"name":"San Diego State University, Campanile Dr, San Diego, CA"}]},{"given":"Wen","family":"Pan","sequence":"additional","affiliation":[{"name":"San Diego State University, Campanile Dr, San Diego, CA"}]},{"given":"Tao","family":"Xie","sequence":"additional","affiliation":[{"name":"San Diego State University, Campanile Dr, San Diego, CA"}]},{"given":"Deng","family":"Zhou","sequence":"additional","affiliation":[{"name":"San Diego State University, Campanile Dr, San Diego, CA"}]}],"member":"320","published-online":{"date-parts":[[2016,10,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Top500 supercomputer sites. URL http:\/\/www.top500.org\/ (2014)"},{"key":"e_1_3_2_1_2_1","volume-title":"McNutt","author":"Bates K.","year":"2007","unstructured":"Bates, K., McNutt, B.: OLTP application I\/O (2007), http:\/\/traces.cs.umass.edu\/index.php\/Storage\/Storage, last checked: 05.09.2014"},{"key":"e_1_3_2_1_3_1","volume-title":"Swanson","author":"Bunker T.","year":"2012","unstructured":"Bunker, T., Wei, M., Swanson, S.J.: Ming ii: A flexible platform for nand flash-based research. Tech. rep., Department of CSE, UCSD (2012)"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1356802.1356908"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2577384"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2535461.2535472"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.09.005"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228404"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1879021.1879044"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855807.1855816"},{"key":"e_1_3_2_1_11_1","volume-title":"MT29F64G08CEACA","author":"Micron","year":"2014","unstructured":"Micron: Nand datasheet, MT29F64G08CEACA (2014), http:\/\/www.micron.com\/products\/nand-flash\/mlc-nand"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1838574.1838588"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2208461.2208486"},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. of SPEED 8 (2008)","author":"Park S.H.","unstructured":"Park, S.H., Park et al., J.W.: A mixed flash translation layer structure for slc-mlc combined flash memory system. Proc. of SPEED 8 (2008)"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2371022"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597681"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1973374.1973385"},{"key":"e_1_3_2_1_19_1","volume-title":"Xilinx xupv5-lx110t development system","author":"Xilinx","year":"2014","unstructured":"Xilinx: Xilinx xupv5-lx110t development system (2014), http:\/\/www.xilinx.com\/univ\/xupv5-lx110t.htm All links were last followed on October 5, 2015."}],"event":{"name":"MEMSYS '16: The Second International Symposium on Memory Systems","location":"Alexandria VA USA","acronym":"MEMSYS '16"},"container-title":["Proceedings of the Second International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989095","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989095","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:32:55Z","timestamp":1763458375000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989095"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,3]]},"references-count":19,"alternative-id":["10.1145\/2989081.2989095","10.1145\/2989081"],"URL":"https:\/\/doi.org\/10.1145\/2989081.2989095","relation":{},"subject":[],"published":{"date-parts":[[2016,10,3]]},"assertion":[{"value":"2016-10-03","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}