{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,24]],"date-time":"2026-08-24T09:30:35Z","timestamp":1787563835004,"version":"build-2736575974"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T00:00:00Z","timestamp":1475452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/K008730\/1"],"award-info":[{"award-number":["EP\/K008730\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["FP7-318633"],"award-info":[{"award-number":["FP7-318633"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,3]]},"DOI":"10.1145\/2989081.2989101","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T11:58:54Z","timestamp":1476964734000},"page":"311-321","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["HAPPY"],"prefix":"10.1145","author":[{"given":"Mohsen","family":"Ghasempour","sequence":"first","affiliation":[{"name":"School of Computer Science, University of Manchester, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aamer","family":"Jaleel","sequence":"additional","affiliation":[{"name":"NVIDIA, Westford, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jim D.","family":"Garside","sequence":"additional","affiliation":[{"name":"School of Computer Science, University of Manchester, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mikel","family":"Luj\u00e1n","sequence":"additional","affiliation":[{"name":"School of Computer Science, University of Manchester, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,10,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"John Ousterhout. Ramcloud.  John Ousterhout. Ramcloud."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.31"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_5_1","first-page":"01","article-title":"A quantitative analysis of memory controller page policies","volume":"2013","author":"Blackmore M.","year":"2013","unstructured":"M. Blackmore . A quantitative analysis of memory controller page policies . Notes , 2013 : 01 -- 01 , 2013 . M. Blackmore. A quantitative analysis of memory controller page policies. Notes, 2013:01--01, 2013.","journal-title":"Notes"},{"key":"e_1_3_2_1_6_1","volume-title":"Ensemble learning. Encyclopedia of Machine Learning","author":"Brown G.","year":"2010","unstructured":"G. Brown . Ensemble learning. Encyclopedia of Machine Learning , 2010 . G. Brown. Ensemble learning. Encyclopedia of Machine Learning, 2010."},{"key":"e_1_3_2_1_7_1","volume-title":"Usimm: the utah simulated memory module","author":"Chatterjee N.","year":"2012","unstructured":"N. Chatterjee , R. Balasubramonian , M. Shevgoor , S. Pugsley , A. Udipi , A. Shafiee , K. Sudan , M. Awasthi , and Z. Chishti . Usimm: the utah simulated memory module . University of Utah , Tech. Rep, 2012 . N. Chatterjee, R. Balasubramonian, M. Shevgoor, S. Pugsley, A. Udipi, A. Shafiee, K. Sudan, M. Awasthi, and Z. Chishti. Usimm: the utah simulated memory module. University of Utah, Tech. Rep, 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(05)80033-X"},{"key":"e_1_3_2_1_9_1","unstructured":"J. Dodd. Adaptive page management July 11 2006. US Patent 7 076 617.  J. Dodd. Adaptive page management July 11 2006. US Patent 7 076 617."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/11859802_10"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel. Intel xeon processor x5650.  Intel. Intel xeon processor x5650."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","volume-title":"VLSI memory chip design","author":"Itoh K.","year":"2001","unstructured":"K. Itoh . VLSI memory chip design , volume 5 . Springer New York , 2001 . K. Itoh. VLSI memory chip design, volume 5. Springer New York, 2001."},{"key":"e_1_3_2_1_13_1","volume-title":"Morgan Kaufmann","author":"Jacob B.","year":"2010","unstructured":"B. Jacob , S. Ng , and D. Wang . Memory systems: cache, DRAM, disk . Morgan Kaufmann , 2010 . B. Jacob, S. Ng, and D. Wang. Memory systems: cache, DRAM, disk. Morgan Kaufmann, 2010."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_15_1","volume-title":"DRAM circuit design: fundamental and high-speed topics","author":"Keeth B.","year":"2008","unstructured":"B. Keeth . DRAM circuit design: fundamental and high-speed topics , volume 13 . Wiley . com, 2008 . B. Keeth. DRAM circuit design: fundamental and high-speed topics, volume 13. Wiley. com, 2008."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302811"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383183"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2043556.2043560"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1713254.1713276"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1109\/ISCAS.2003.1206226","volume-title":"Circuits and Systems, 2003. ISCAS'03. Proceedings of the 2003 International Symposium on","volume":"5","author":"Park S.-I.","unstructured":"S.-I. Park and I.-C. Park . History-based memory mode prediction for improving memory performance . In Circuits and Systems, 2003. ISCAS'03. Proceedings of the 2003 International Symposium on , volume 5 , pages V-- 185 . IEEE, 2003. S.-I. Park and I.-C. Park. History-based memory mode prediction for improving memory performance. In Circuits and Systems, 2003. ISCAS'03. Proceedings of the 2003 International Symposium on, volume 5, pages V--185. IEEE, 2003."},{"key":"e_1_3_2_1_21_1","unstructured":"Rajinder Gill. Everything you always wanted to know about sdram memory but were afraid to ask.  Rajinder Gill. Everything you always wanted to know about sdram memory but were afraid to ask."},{"key":"e_1_3_2_1_22_1","volume-title":"Design of the 21174 memory controller for digital personal workstations. Digital Technical Journal, 9:57--70","author":"Schumann R. C.","year":"1997","unstructured":"R. C. Schumann . Design of the 21174 memory controller for digital personal workstations. Digital Technical Journal, 9:57--70 , 1997 . R. C. Schumann. Design of the 21174 memory controller for digital personal workstations. Digital Technical Journal, 9:57--70, 1997."},{"issue":"1","key":"e_1_3_2_1_23_1","first-page":"81","article-title":"Access latency reduction in contemporary dram memories. Facta universitatis-series","volume":"17","author":"Stankovi\u0107 V.","year":"2004","unstructured":"V. Stankovi\u0107 and N. Milenkovi\u0107 . Access latency reduction in contemporary dram memories. Facta universitatis-series : Electronics and Energetics , 17 ( 1 ): 81 -- 97 , 2004 . V. Stankovi\u0107 and N. Milenkovi\u0107. Access latency reduction in contemporary dram memories. Facta universitatis-series: Electronics and Energetics, 17(1):81--97, 2004.","journal-title":"Electronics and Energetics"},{"key":"e_1_3_2_1_24_1","first-page":"593","volume-title":"Cable and Broadcasting Services, 2005. 7th International Conference on","volume":"2","author":"Stankovic V.","year":"2005","unstructured":"V. Stankovic and N. Milenkovic . Dram controller with a complete predictor: Preliminary results. In Telecommunications in Modern Satellite , Cable and Broadcasting Services, 2005. 7th International Conference on , volume 2 , pages 593 -- 596 . IEEE, 2005 . V. Stankovic and N. Milenkovic. Dram controller with a complete predictor: Preliminary results. In Telecommunications in Modern Satellite, Cable and Broadcasting Services, 2005. 7th International Conference on, volume 2, pages 593--596. IEEE, 2005."},{"key":"e_1_3_2_1_25_1","first-page":"693","volume-title":"EUROCON 2005. The International Conference on","volume":"1","author":"Stankovic V. V.","year":"2005","unstructured":"V. V. Stankovic and N. Z. Milenkovic . Dram controller with a close-page predictor. In Computer as a Tool, 2005 . EUROCON 2005. The International Conference on , volume 1 , pages 693 -- 696 . IEEE, 2005 . V. V. Stankovic and N. Z. Milenkovic. Dram controller with a close-page predictor. In Computer as a Tool, 2005. EUROCON 2005. The International Conference on, volume 1, pages 693--696. IEEE, 2005."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03138-0_14"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"}],"event":{"name":"MEMSYS '16: The Second International Symposium on Memory Systems","location":"Alexandria VA USA","acronym":"MEMSYS '16"},"container-title":["Proceedings of the Second International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989101","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:50:41Z","timestamp":1750204241000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989101"}},"subtitle":["Hybrid Address-based Page Policy in DRAMs"],"short-title":[],"issued":{"date-parts":[[2016,10,3]]},"references-count":27,"alternative-id":["10.1145\/2989081.2989101","10.1145\/2989081"],"URL":"https:\/\/doi.org\/10.1145\/2989081.2989101","relation":{},"subject":[],"published":{"date-parts":[[2016,10,3]]},"assertion":[{"value":"2016-10-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}