{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,8]],"date-time":"2026-08-08T21:18:34Z","timestamp":1786223914157,"version":"build-2736575974"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T00:00:00Z","timestamp":1475452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["FP7-318633"],"award-info":[{"award-number":["FP7-318633"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/K008730\/1"],"award-info":[{"award-number":["EP\/K008730\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,3]]},"DOI":"10.1145\/2989081.2989102","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T15:58:54Z","timestamp":1476979134000},"page":"362-373","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["DReAM"],"prefix":"10.1145","author":[{"given":"Mohsen","family":"Ghasempour","sequence":"first","affiliation":[{"name":"School of Computer Science, University of Manchester, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aamer","family":"Jaleel","sequence":"additional","affiliation":[{"name":"NVIDIA, Westford, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jim D.","family":"Garside","sequence":"additional","affiliation":[{"name":"School of Computer Science, University of Manchester, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mikel","family":"Luj\u00e1n","sequence":"additional","affiliation":[{"name":"School of Computer Science, University of Manchester, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,10,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337162"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_3_2_1_5_1","volume-title":"USIMM: the utah simulated memory module","author":"Chatterjee N.","year":"2012","unstructured":"N. Chatterjee , R. Balasubramonian , M. Shevgoor , S. Pugsley , A. Udipi , A. Shafiee , K. Sudan , M. Awasthi , and Z. Chishti . USIMM: the utah simulated memory module . University of Utah , Tech. Rep, 2012 . N. Chatterjee, R. Balasubramonian, M. Shevgoor, S. Pugsley, A. Udipi, A. Shafiee, K. Sudan, M. Awasthi, and Z. Chishti. USIMM: the utah simulated memory module. University of Utah, Tech. Rep, 2012."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(05)80033-X"},{"key":"e_1_3_2_1_7_1","unstructured":"J. Dodd. Adaptive page management. http:\/\/www.google.com\/patents\/US7076617 July 11 2006. US Patent 7 076 617.  J. Dodd. Adaptive page management. http:\/\/www.google.com\/patents\/US7076617 July 11 2006. US Patent 7 076 617."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165170"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","volume-title":"VLSI memory chip design","author":"Itoh K.","year":"2001","unstructured":"K. Itoh . VLSI memory chip design , volume 5 . Springer New York , 2001 . K. Itoh. VLSI memory chip design, volume 5. Springer New York, 2001."},{"key":"e_1_3_2_1_12_1","volume-title":"Disk. Morgan Kaufmann","author":"Jacob B.","year":"2010","unstructured":"B. Jacob , S. Ng , and D. Wang . Memory Systems: Cache, DRAM , Disk. Morgan Kaufmann , 2010 . B. Jacob, S. Ng, and D. Wang. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann, 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"16th International Symposium on High Performance Computer Architecture (HPCA)","author":"Kim Y.","year":"2010","unstructured":"Y. Kim , D. Han , O. Mutlu , and M. Harchol-Balter . ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers . In 16th International Symposium on High Performance Computer Architecture (HPCA) , pages 1 -- 12 . IEEE, 2010 . Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In 16th International Symposium on High Performance Computer Architecture (HPCA), pages 1--12. IEEE, 2010."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.15"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337202"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382128"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_20_1","unstructured":"Rajinder Gill. Everything you always wanted to know about SDRAM memory but were afraid to ask. http:\/\/www.anandtech.com\/show\/3851\/everything-you-always-wanted-to-know-about-sdram-memory-but-were-afraid-to-ask\/6. {Accessed: 28-April-2015}.  Rajinder Gill. Everything you always wanted to know about SDRAM memory but were afraid to ask. http:\/\/www.anandtech.com\/show\/3851\/everything-you-always-wanted-to-know-about-sdram-memory-but-were-afraid-to-ask\/6. {Accessed: 28-April-2015}."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736045"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"}],"event":{"name":"MEMSYS '16: The Second International Symposium on Memory Systems","location":"Alexandria VA USA","acronym":"MEMSYS '16"},"container-title":["Proceedings of the Second International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989102","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:41Z","timestamp":1750218641000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989102"}},"subtitle":["Dynamic Re-arrangement of Address Mapping to Improve the Performance of DRAMs"],"short-title":[],"issued":{"date-parts":[[2016,10,3]]},"references-count":23,"alternative-id":["10.1145\/2989081.2989102","10.1145\/2989081"],"URL":"https:\/\/doi.org\/10.1145\/2989081.2989102","relation":{},"subject":[],"published":{"date-parts":[[2016,10,3]]},"assertion":[{"value":"2016-10-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}