{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:10:11Z","timestamp":1750306211861,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T00:00:00Z","timestamp":1475452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,3]]},"DOI":"10.1145\/2989081.2989103","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T15:58:54Z","timestamp":1476979134000},"page":"121-132","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Adaptive Row Addressing for Cost-Efficient Parallel Memory Protocols in Large-Capacity Memories"],"prefix":"10.1145","author":[{"given":"Dmitry","family":"Knyaginin","sequence":"first","affiliation":[{"name":"Chalmers University of Technology, Gothenburg, Sweden"}]},{"given":"Vassilis","family":"Papaefstathiou","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, Gothenburg, Sweden"}]},{"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, Gothenburg, Sweden"}]}],"member":"320","published-online":{"date-parts":[[2016,10,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Memory scheduling championship 2012. www.cs.utah.edu\/~rajeev\/jwac12.  Memory scheduling championship 2012. www.cs.utah.edu\/~rajeev\/jwac12."},{"key":"e_1_3_2_1_2_1","unstructured":"DDR4 SDRAM JEDEC standard. www.jedec.org Sept. 2012.  DDR4 SDRAM JEDEC standard. www.jedec.org Sept. 2012."},{"key":"e_1_3_2_1_3_1","unstructured":"Low Power Double Data Rate 3 (LPDDR3) JEDEC standard. www.jedec.org Aug. 2015.  Low Power Double Data Rate 3 (LPDDR3) JEDEC standard. www.jedec.org Aug. 2015."},{"key":"e_1_3_2_1_4_1","unstructured":"Low Power Double Data Rate 4 (LPDDR4) JEDEC standard. www.jedec.org Nov. 2015.  Low Power Double Data Rate 4 (LPDDR4) JEDEC standard. www.jedec.org Nov. 2015."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750397"},{"key":"e_1_3_2_1_6_1","unstructured":"G. Allan. The past present and future of DDR4 memory interfaces. Synopsys Insight Newsletter www.synopsys.com 2012.  G. Allan. The past present and future of DDR4 memory interfaces. Synopsys Insight Newsletter www.synopsys.com 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750402"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/527072.822610"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115966"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2833179.2833184"},{"key":"e_1_3_2_1_13_1","unstructured":"Hybrid Memory Cube Consortium. Hybrid memory cube specification 2.1. www.hybridmemorycube.org Oct. 2015.  Hybrid Memory Cube Consortium. Hybrid memory cube specification 2.1. www.hybridmemorycube.org Oct. 2015."},{"key":"e_1_3_2_1_14_1","unstructured":"Inphi Corp. Introducing LRDIMM -- a new class of memory modules. White Paper www.inphi.com 2011.  Inphi Corp. Introducing LRDIMM -- a new class of memory modules. White Paper www.inphi.com 2011."},{"key":"e_1_3_2_1_15_1","unstructured":"Int. Technology Roadmap for Semiconductors. Assembly and Packaging. Tables www.itrs.net 2012.  Int. Technology Roadmap for Semiconductors. Assembly and Packaging. Tables www.itrs.net 2012."},{"key":"e_1_3_2_1_16_1","unstructured":"Int. Technology Roadmap for Semiconductors. Process Integration Devices and Structures. www.itrs.net 2013.  Int. Technology Roadmap for Semiconductors. Process Integration Devices and Structures. www.itrs.net 2013."},{"key":"e_1_3_2_1_17_1","unstructured":"Integrated Device Technology Inc. DDR4 LRDIMMs for both memory capacity and speed. White Paper www.idt.com 2014.  Integrated Device Technology Inc. DDR4 LRDIMMs for both memory capacity and speed. White Paper www.idt.com 2014."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel Corp. Intel\u00ae Xeon\u00ae processor E7-8890 v3. ark.intel.com. Accessed: Mar. 2016.  Intel Corp. Intel\u00ae Xeon\u00ae processor E7-8890 v3. ark.intel.com. Accessed: Mar. 2016."},{"key":"e_1_3_2_1_19_1","unstructured":"B. Jacob S. Ng and D. Wang. Memory Systems: Cache DRAM Disk. 2007.   B. Jacob S. Ng and D. Wang. Memory Systems: Cache DRAM Disk. 2007."},{"key":"e_1_3_2_1_20_1","unstructured":"JEDEC. DDR4 SDRAM load reduced DIMM design specification. www.jedec.org Sept. 2014.  JEDEC. DDR4 SDRAM load reduced DIMM design specification. www.jedec.org Sept. 2014."},{"key":"e_1_3_2_1_21_1","unstructured":"JEDEC. DDR4 SDRAM load reduced DIMM design specification Annex B -- Raw Card B. www.jedec.org Sept. 2014.  JEDEC. DDR4 SDRAM load reduced DIMM design specification Annex B -- Raw Card B. www.jedec.org Sept. 2014."},{"key":"e_1_3_2_1_22_1","unstructured":"JEDEC. DDR4 SDRAM UDIMM design specification. www.jedec.org Aug. 2014.  JEDEC. DDR4 SDRAM UDIMM design specification. www.jedec.org Aug. 2014."},{"key":"e_1_3_2_1_23_1","unstructured":"JEDEC. DDR4 SDRAM registered DIMM design specification. www.jedec.org Aug. 2015.  JEDEC. DDR4 SDRAM registered DIMM design specification. www.jedec.org Aug. 2015."},{"key":"e_1_3_2_1_24_1","unstructured":"JEDEC. DDR4 SDRAM registered DIMM design specification Annex F -- Raw Card F. www.jedec.org Aug. 2015.  JEDEC. DDR4 SDRAM registered DIMM design specification Annex F -- Raw Card F. www.jedec.org Aug. 2015."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/1882011.1882045"},{"key":"e_1_3_2_1_28_1","unstructured":"Micron Technology Inc. DDR4 system power calculator Oct. 2014.  Micron Technology Inc. DDR4 system power calculator Oct. 2014."},{"key":"e_1_3_2_1_29_1","unstructured":"Micron Technology Inc. Micron\u00ae 4Gb: x4 x8 x16 DDR4 SDRAM features. Datasheet www.micron.com 2014.  Micron Technology Inc. Micron\u00ae 4Gb: x4 x8 x16 DDR4 SDRAM features. Datasheet www.micron.com 2014."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2579669"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/255237.255274"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_33_1","unstructured":"T. Schmitz. The rise of serial memory and the future of DDR. White Paper www.xilinx.com 2014.  T. Schmitz. The rise of serial memory and the future of DDR. White Paper www.xilinx.com 2014."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656340"},{"key":"e_1_3_2_1_36_1","unstructured":"J. W. Tukey. Exploratory Data Analysis. 1977.  J. W. Tukey. Exploratory Data Analysis. 1977."},{"key":"e_1_3_2_1_37_1","unstructured":"Xilinx Inc. UG576 ultrascale architecture GTH transceivers. User Guide www.xilinx.com Nov. 2015.  Xilinx Inc. UG576 ultrascale architecture GTH transceivers. User Guide www.xilinx.com Nov. 2015."},{"key":"e_1_3_2_1_38_1","unstructured":"W. Zuravleff and T. Robinson. Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order. Patent 5630096 May 1997.  W. Zuravleff and T. Robinson. Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order. Patent 5630096 May 1997."}],"event":{"name":"MEMSYS '16: The Second International Symposium on Memory Systems","acronym":"MEMSYS '16","location":"Alexandria VA USA"},"container-title":["Proceedings of the Second International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989103","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:41Z","timestamp":1750218641000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989103"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,3]]},"references-count":37,"alternative-id":["10.1145\/2989081.2989103","10.1145\/2989081"],"URL":"https:\/\/doi.org\/10.1145\/2989081.2989103","relation":{},"subject":[],"published":{"date-parts":[[2016,10,3]]},"assertion":[{"value":"2016-10-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}