{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,24]],"date-time":"2025-12-24T12:15:45Z","timestamp":1766578545369,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T00:00:00Z","timestamp":1475452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,3]]},"DOI":"10.1145\/2989081.2989113","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T15:58:54Z","timestamp":1476979134000},"page":"395-401","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Reliability and Performance Trade-off Study of Heterogeneous Memories"],"prefix":"10.1145","author":[{"given":"Manish","family":"Gupta","sequence":"first","affiliation":[{"name":"Dept. of Computer Science and Engineering, University of California San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Roberts","sequence":"additional","affiliation":[{"name":"AMD Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitesh","family":"Meswani","sequence":"additional","affiliation":[{"name":"AMD Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vilas","family":"Sridharan","sequence":"additional","affiliation":[{"name":"RAS Architecture Advanced Micro Devices, Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean","family":"Tullsen","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Engineering, University of California San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Gupta","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Engineering, University of California San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,10,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"NVIDIA Pascal architecture. NVIDIA 2016.  NVIDIA Pascal architecture. NVIDIA 2016."},{"key":"e_1_3_2_1_2_1","first-page":"144","volume-title":"Patel. Reliability of Scrubbing Recovery Techniques for Memory Systems. IEEE Transactions on Reliability","author":"Serrano Juan J.","year":"1990","unstructured":"Juan J. Serrano Abdallah M. Saleh and Janak H . Patel. Reliability of Scrubbing Recovery Techniques for Memory Systems. IEEE Transactions on Reliability , pages pp. 144 -- 122 , April , 1990 . Juan J. Serrano Abdallah M. Saleh and Janak H. Patel. Reliability of Scrubbing Recovery Techniques for Memory Systems. IEEE Transactions on Reliability, pages pp. 144--122, April, 1990."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"e_1_3_2_1_5_1","unstructured":"Mike O' Connor. HBMv1. NVIDIA. http:\/\/www.cs.utah.edu\/thememoryforum\/mike.pdf.  Mike O' Connor. HBMv1. NVIDIA. http:\/\/www.cs.utah.edu\/thememoryforum\/mike.pdf."},{"key":"e_1_3_2_1_7_1","first-page":"154","volume-title":"Proceedings of the 2003 IEEE Symposium on Security and Privacy, SP '03","author":"Govindavajhala Sudhakar","unstructured":"Sudhakar Govindavajhala and Andrew W. Appel . Using Memory Errors to Attack a Virtual Machine . In Proceedings of the 2003 IEEE Symposium on Security and Privacy, SP '03 , pages 154 --, Washington, DC, USA, 2003. IEEE Computer Society. Sudhakar Govindavajhala and Andrew W. Appel. Using Memory Errors to Attack a Virtual Machine. In Proceedings of the 2003 IEEE Symposium on Security and Privacy, SP '03, pages 154--, Washington, DC, USA, 2003. IEEE Computer Society."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_9_1","volume-title":"AMD64 Architecture Programmer's Manual Revision 3.17","author":"AMD Inc.","year":"2011","unstructured":"AMD Inc. AMD64 Architecture Programmer's Manual Revision 3.17 . 2011 . AMD Inc. AMD64 Architecture Programmer's Manual Revision 3.17. 2011."},{"key":"e_1_3_2_1_10_1","volume-title":"JESD79-3 DDR3 SDRAM Standard","author":"JEDEC.","year":"2007","unstructured":"JEDEC. JESD79-3 DDR3 SDRAM Standard . June , 2007 . JEDEC. JESD79-3 DDR3 SDRAM Standard. June, 2007."},{"key":"e_1_3_2_1_11_1","volume-title":"JESD235 High Bandwidth Memory (HBM) DRAM","author":"JEDEC.","year":"2013","unstructured":"JEDEC. JESD235 High Bandwidth Memory (HBM) DRAM . Oct , 2013 . JEDEC. JESD235 High Bandwidth Memory (HBM) DRAM. Oct, 2013."},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"Murali Annavaram. Efficient RAS Support for Die-stacked DRAM. In 2014 International Test Conference, ITC 2014","author":"Jeon Hyeran","year":"2014","unstructured":"Hyeran Jeon , Gabriel H. Loh , and Murali Annavaram. Efficient RAS Support for Die-stacked DRAM. In 2014 International Test Conference, ITC 2014 , Seattle, WA, USA , October 20-23, 2014 , pages 1 -- 10 , 2014. Hyeran Jeon, Gabriel H. Loh, and Murali Annavaram. Efficient RAS Support for Die-stacked DRAM. In 2014 International Test Conference, ITC 2014, Seattle, WA, USA, October 20-23, 2014, pages 1--10, 2014."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446094"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Ross Daly Jeremie Kim Chris Fallin Ji Hye Lee Donghyuk Lee Chris Wilkerson Konrad Lai and Onur Mutlu. Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors. In Proceeding of the 41st Annual International Symposium on Computer Architecuture ISCA '14 pages 361--372 Piscataway NJ USA 2014. IEEE Press.   Yoongu Kim Ross Daly Jeremie Kim Chris Fallin Ji Hye Lee Donghyuk Lee Chris Wilkerson Konrad Lai and Onur Mutlu. Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors. In Proceeding of the 41st Annual International Symposium on Computer Architecuture ISCA '14 pages 361--372 Piscataway NJ USA 2014. IEEE Press.","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/977407.978748"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.57"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2831234"},{"key":"e_1_3_2_1_22_1","volume-title":"Hot Chips","author":"Pawlowski J. T.","year":"2011","unstructured":"J. T. Pawlowski . Hybrid Memory Cube: Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem . Hot Chips , 2011 . J. T. Pawlowski. Hybrid Memory Cube: Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem. Hot Chips, 2011."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2015.34"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.5"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_2_1_26_1","volume-title":"Henry Hu and Puneet Gupta. MEMRES: A Fast Memory System Reliability Simulator. In SELSE-15: The 15th Workshop on Silicon Errors in Logic - System Effects","author":"Shaodi Wang Hongzhong Zheng","year":"2015","unstructured":"Hongzhong Zheng Shaodi Wang , Henry Hu and Puneet Gupta. MEMRES: A Fast Memory System Reliability Simulator. In SELSE-15: The 15th Workshop on Silicon Errors in Logic - System Effects , 2015 . Hongzhong Zheng Shaodi Wang, Henry Hu and Puneet Gupta. MEMRES: A Fast Memory System Reliability Simulator. In SELSE-15: The 15th Workshop on Silicon Errors in Logic - System Effects, 2015."},{"key":"e_1_3_2_1_27_1","volume-title":"Shelor and Krishna M. Kavi. Moola: Multicore Cache Simulator. In 30th International Conference on Computers and Their Applications CATA-2015","author":"Charles","year":"2015","unstructured":"Charles F. Shelor and Krishna M. Kavi. Moola: Multicore Cache Simulator. In 30th International Conference on Computers and Their Applications CATA-2015 , 2015 . Charles F. Shelor and Krishna M. Kavi. Moola: Multicore Cache Simulator. In 30th International Conference on Computers and Their Applications CATA-2015, 2015."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485958"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694348"},{"key":"e_1_3_2_1_31_1","first-page":"1","volume-title":"Sridharan and Dean Liberty. A Study of DRAM Failures in the Field. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, SC '12","author":"Vilas","year":"2012","unstructured":"Vilas Sridharan and Dean Liberty. A Study of DRAM Failures in the Field. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, SC '12 , pages 76: 1 -- 76 :11, Los Alamitos, CA, USA , 2012 . IEEE Computer Society Press. Vilas Sridharan and Dean Liberty. A Study of DRAM Failures in the Field. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, SC '12, pages 76:1--76:11, Los Alamitos, CA, USA, 2012. IEEE Computer Society Press."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818974"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/647882.738230"}],"event":{"name":"MEMSYS '16: The Second International Symposium on Memory Systems","acronym":"MEMSYS '16","location":"Alexandria VA USA"},"container-title":["Proceedings of the Second International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989113","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:41Z","timestamp":1750218641000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989113"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,3]]},"references-count":31,"alternative-id":["10.1145\/2989081.2989113","10.1145\/2989081"],"URL":"https:\/\/doi.org\/10.1145\/2989081.2989113","relation":{},"subject":[],"published":{"date-parts":[[2016,10,3]]},"assertion":[{"value":"2016-10-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}