{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:10:28Z","timestamp":1750306228521,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T00:00:00Z","timestamp":1475452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,3]]},"DOI":"10.1145\/2989081.2989120","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T15:58:54Z","timestamp":1476979134000},"page":"211-219","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["The Case for Associative DRAM Caches"],"prefix":"10.1145","author":[{"given":"Paul","family":"Tschirhart","sequence":"first","affiliation":[{"name":"University of Maryland, College Park"}]},{"given":"Jim","family":"Stevens","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park"}]},{"given":"Zeshan","family":"Chishti","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, Oregon, USA"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park"}]}],"member":"320","published-online":{"date-parts":[[2016,10,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"3D XPoint Technology. http:\/\/www.micron.com\/about\/innovations\/3d-xpoint-technology.  3D XPoint Technology. http:\/\/www.micron.com\/about\/innovations\/3d-xpoint-technology."},{"key":"e_1_3_2_1_2_1","unstructured":"High Bandwidth Memory. http:\/\/www.amd.com\/en-us\/innovations\/software-technologies\/hbm.  High Bandwidth Memory. http:\/\/www.amd.com\/en-us\/innovations\/software-technologies\/hbm."},{"key":"e_1_3_2_1_3_1","unstructured":"Hybrid Memory Cube Consortium. http:\/\/hybridmemorycube.org.  Hybrid Memory Cube Consortium. http:\/\/hybridmemorycube.org."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_6_1","volume-title":"Dinero iv trace-driven uniprocessor cache simulator","author":"Edler J.","year":"1998","unstructured":"J. Edler and M. D. Hill . Dinero iv trace-driven uniprocessor cache simulator , 1998 . J. Edler and M. D. Hill. Dinero iv trace-driven uniprocessor cache simulator, 1998."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.40"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056059"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2555729.2555740"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_20_1","unstructured":"J. T. Pawlowski. Vision of Processor-Memory Systems. Keynote Presentation.  J. T. Pawlowski. Vision of Processor-Memory Systems. Keynote Presentation."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"issue":"1","key":"e_1_3_2_1_23_1","first-page":"184","article-title":"An integrated simulation infrastructure for the entire memory hierarchy: Cache, dram, nonvolatile memory, and disk","volume":"17","author":"Stevens J.","year":"2013","unstructured":"J. Stevens , P. Tschirhart , M.-T. Chang , I. Bhati , P. Enns , J. Greensky , Z. Chisti , S. Lu , and B. Jacob . An integrated simulation infrastructure for the entire memory hierarchy: Cache, dram, nonvolatile memory, and disk . Intel Technology Journal , 17 ( 1 ): 184 -- 200 , 2013 . J. Stevens, P. Tschirhart, M.-T. Chang, I. Bhati, P. Enns, J. Greensky, Z. Chisti, S. Lu, and B. Jacob. An integrated simulation infrastructure for the entire memory hierarchy: Cache, dram, nonvolatile memory, and disk. Intel Technology Journal, 17(1):184--200, 2013.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195506"}],"event":{"name":"MEMSYS '16: The Second International Symposium on Memory Systems","acronym":"MEMSYS '16","location":"Alexandria VA USA"},"container-title":["Proceedings of the Second International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989120","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:06Z","timestamp":1750220586000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989120"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,3]]},"references-count":24,"alternative-id":["10.1145\/2989081.2989120","10.1145\/2989081"],"URL":"https:\/\/doi.org\/10.1145\/2989081.2989120","relation":{},"subject":[],"published":{"date-parts":[[2016,10,3]]},"assertion":[{"value":"2016-10-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}