{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:36:47Z","timestamp":1763458607569,"version":"3.45.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T00:00:00Z","timestamp":1506988800000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF 1055094 (CAREER), CCF-0916652, CNS 1525855, CCF-1253362 (CAREER), CCF-1149211 (CAREER)"],"award-info":[{"award-number":["CCF 1055094 (CAREER), CCF-0916652, CNS 1525855, CCF-1253362 (CAREER), CCF-1149211 (CAREER)"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,3]]},"DOI":"10.1145\/2989081.2989122","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T11:58:54Z","timestamp":1476964734000},"page":"251-256","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Languages Must Expose Memory Heterogeneity"],"prefix":"10.1145","author":[{"given":"Xiaochen","family":"Guo","sequence":"first","affiliation":[{"name":"Lehigh University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[{"name":"Arizona State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Spear","sequence":"additional","affiliation":[{"name":"Lehigh University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Tan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,10,3]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","author":"Adl-Tabatabai A.-R.","year":"2012","unstructured":"A.-R. Adl-Tabatabai, T. Shpeisman, and J. Gottschlich. Draft Specification of Transactional Language Constructs for C++, Feb. 2012. Version 1.1, http:\/\/justingottschlich.com\/tm-specification-for-c-v-1-1\/.","journal-title":"Draft Specification of Transactional Language Constructs for C++"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_5_1","unstructured":"Everspin Technology. Ddr3 dram compatible mram - spin torque technology. http:\/\/www.everspin.com\/ddr3-dram-compatible-mram-spin-torque-technology."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133984"},{"volume-title":"Dec.","year":"2012","key":"e_1_3_2_1_7_1","unstructured":"IBM(R). Power ISA(tm) Transactional Memory, 2.07 edition, Dec. 2012."},{"key":"e_1_3_2_1_8_1","unstructured":"Intel Corporation. 3D XPoint\u2122 Unveiled---The Next Breakthrough in Memory Technology. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/3d-xpoint-unveiled-video.html."},{"key":"e_1_3_2_1_9_1","volume-title":"Intel Software Guard Extensions (Intel SGX)","author":"Intel Corporation","year":"2015","unstructured":"Intel Corporation. Intel Software Guard Extensions (Intel SGX), 2015. http:\/\/https:\/\/software.intel.com\/sites\/default\/files\/332680-002.pdf."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.12"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737965"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378588"},{"key":"e_1_3_2_1_13_1","volume-title":"Micron announces availability of phase change memory for mobile devices","author":"Technology Micron","year":"2012","unstructured":"Micron Technology. Micron announces availability of phase change memory for mobile devices, 2012. http:\/\/investors.micron.com\/releasedetail.cfm?releaseid=692563."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370836"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046713"}],"event":{"name":"MEMSYS '16: The Second International Symposium on Memory Systems","acronym":"MEMSYS '16","location":"Alexandria VA USA"},"container-title":["Proceedings of the Second International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989122","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989122","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2989081.2989122","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:33:02Z","timestamp":1763458382000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2989081.2989122"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,3]]},"references-count":16,"alternative-id":["10.1145\/2989081.2989122","10.1145\/2989081"],"URL":"https:\/\/doi.org\/10.1145\/2989081.2989122","relation":{},"subject":[],"published":{"date-parts":[[2016,10,3]]},"assertion":[{"value":"2016-10-03","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}