{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:09Z","timestamp":1750306149343,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Minist\u00e8re de l'\u00e9conomie, du redressment productif et du num\u00e9rique (France)","award":["332913"],"award-info":[{"award-number":["332913"]}]},{"name":"Artemis JU (Belgium)","award":["332913"],"award-info":[{"award-number":["332913"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1145\/2990299.2990320","type":"proceedings-article","created":{"date-parts":[[2017,3,20]],"date-time":"2017-03-20T12:34:59Z","timestamp":1490013299000},"page":"128-135","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Transforming VHDL descriptions into formal component-based models"],"prefix":"10.1145","author":[{"given":"Ayoub","family":"Nouri","sequence":"first","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}]},{"given":"Rahma Ben","family":"Atitallah","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}]},{"given":"Anca","family":"Molnos","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}]},{"given":"Christian","family":"Fabre","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}]},{"given":"Fr\u00e9d\u00e9ric","family":"Heitzmann","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}]},{"given":"Olivier","family":"Debicki","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}]}],"member":"320","published-online":{"date-parts":[[2016,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"The Designer's Guide to VHDL. Systems on Silicon","author":"Ashenden P.","year":"2010","unstructured":"P. Ashenden . The Designer's Guide to VHDL. Systems on Silicon . Elsevier Science , 2010 . P. Ashenden. The Designer's Guide to VHDL. Systems on Silicon. Elsevier Science, 2010."},{"key":"e_1_3_2_1_2_1","first-page":"314","volume-title":"FMCO'11","author":"Basu A.","unstructured":"A. Basu , S. Bensalem , M. Bozga , P. Bourgos , M. Maheshwari , and J. Sifakis . Component assemblies in the context of manycore . In FMCO'11 , pages 314 -- 333 . A. Basu, S. Bensalem, M. Bozga, P. Bourgos, M. Maheshwari, and J. Sifakis. Component assemblies in the context of manycore. In FMCO'11, pages 314--333."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MS.2011.27"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68855-6_8"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/SEFM.2006.27"},{"key":"e_1_3_2_1_7_1","first-page":"76","volume-title":"VHDL & Signal: A Cooperative Approach. In Int. Conference on Simulation and Hw Description Languages","author":"Belhadj M.","year":"1994","unstructured":"M. Belhadj . VHDL & Signal: A Cooperative Approach. In Int. Conference on Simulation and Hw Description Languages , pages 76 -- 81 , Arizona, United States , Jan. 1994 . Society for Computer Sim. M. Belhadj. VHDL & Signal: A Cooperative Approach. In Int. Conference on Simulation and Hw Description Languages, pages 76--81, Arizona, United States, Jan. 1994. Society for Computer Sim."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00446-012-0168-6"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","DOI":"10.1002\/0471786411","volume-title":"Coding for Efficiency, Portability, and Scalability","author":"Chu P. P.","year":"2006","unstructured":"P. P. Chu . RTL Hardware Design Using VHDL : Coding for Efficiency, Portability, and Scalability . Wiley-IEEE Press , 2006 . P. P. Chu. RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability. Wiley-IEEE Press, 2006."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1993.410685"},{"key":"e_1_3_2_1_11_1","first-page":"331","volume-title":"Specification and validation methods","author":"Damm W.","year":"1995","unstructured":"W. Damm , B. Josko , and R. Schl\u00f6r . Specification and validation methods . chapter Specification and Verification of VHDL-based System-level Hardware Designs, pages 331 -- 409 . Oxford University Press, Inc. , New York, NY, USA , 1995 . W. Damm, B. Josko, and R. Schl\u00f6r. Specification and validation methods. chapter Specification and Verification of VHDL-based System-level Hardware Designs, pages 331--409. Oxford University Press, Inc., New York, NY, USA, 1995."},{"key":"e_1_3_2_1_12_1","first-page":"95","volume-title":"Integrated Circuit Design","author":"Deharbe D.","year":"1998","unstructured":"D. Deharbe , S. Shankar , and E. M. Clarke . Formal verification of vhdl: the model checker cv . In Integrated Circuit Design , pages 95 -- 98 , Sep 1998 . D. Deharbe, S. Shankar, and E. M. Clarke. Formal verification of vhdl: the model checker cv. In Integrated Circuit Design, pages 95--98, Sep 1998."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1007\/978-1-4615-2237-9_2","volume-title":"Formal Semantics for VHDL","author":"Fuchs M.","year":"1995","unstructured":"M. Fuchs and M. Mendler . Formal Semantics for VHDL , chapter A Functional Semantics for Delta-Delay VHDL Based on Focus, pages 9 -- 42 . Springer US , Boston , 1995 . M. Fuchs and M. Mendler. Formal Semantics for VHDL, chapter A Functional Semantics for Delta-Delay VHDL Based on Focus, pages 9--42. Springer US, Boston, 1995."},{"key":"e_1_3_2_1_14_1","first-page":"177","volume-title":"Security.","author":"Goldschlag D. M.","year":"1994","unstructured":"D. M. Goldschlag . A formal model of several fundamental vhdl concepts. In Computer Assurance, Safety, Reliability, Fault Tolerance, Concurrency and Real Time , Security. , pages 177 -- 181 , Jun 1994 . D. M. Goldschlag. A formal model of several fundamental vhdl concepts. In Computer Assurance, Safety, Reliability, Fault Tolerance, Concurrency and Real Time, Security., pages 177--181, Jun 1994."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/198174.198312"},{"key":"e_1_3_2_1_16_1","first-page":"76","volume-title":"VLSI Design","author":"Rajan B.","unstructured":"B. Rajan and R. K. Shyamasundar . Modeling vhdl in multiclock esterel . In VLSI Design , pages 76 --, Washington, USA, 2000. IEEE. B. Rajan and R. K. Shyamasundar. Modeling vhdl in multiclock esterel. In VLSI Design, pages 76--, Washington, USA, 2000. IEEE."}],"event":{"name":"ESWEEK'16: TWELFTH EMBEDDED SYSTEM WEEK","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE-RS Reliability Society","IEEE CEDA","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Pittsburgh Pennsylvania","acronym":"ESWEEK'16"},"container-title":["Proceedings of the 27th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2990299.2990320","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2990299.2990320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:39:34Z","timestamp":1750217974000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2990299.2990320"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":15,"alternative-id":["10.1145\/2990299.2990320","10.1145\/2990299"],"URL":"https:\/\/doi.org\/10.1145\/2990299.2990320","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]},"assertion":[{"value":"2016-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}