{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:20Z","timestamp":1750306160378,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,10,15]],"date-time":"2016-10-15T00:00:00Z","timestamp":1476489600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,10,15]]},"DOI":"10.1145\/2994133.2994139","type":"proceedings-article","created":{"date-parts":[[2016,10,21]],"date-time":"2016-10-21T14:16:42Z","timestamp":1477059402000},"page":"27-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["On Improving the Performance of Hybrid Wired-Wireless Network-on-Chip Architectures"],"prefix":"10.1145","author":[{"given":"Wen","family":"Zong","sequence":"first","affiliation":[{"name":"Dept. of Computer Science and Engineering, The Chinese University of Hong Kong, HK SAR"}]},{"given":"Michael Opoku","family":"Agyeman","sequence":"additional","affiliation":[{"name":"Dept. of Computing &amp; Immersive Technologies, University of Northampton, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2016,10,15]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"205","article-title":"Towards reliability and performance-aware wireless network-on-chip design","author":"Agyeman M. O.","year":"2015","unstructured":"M. O. Agyeman , K. F. Tong , and T. Mak , \" Towards reliability and performance-aware wireless network-on-chip design ,\" in IEEE DFTS , 2015 , pp. 205 -- 210 . M. O. Agyeman, K. F. Tong, and T. Mak, \"Towards reliability and performance-aware wireless network-on-chip design,\" in IEEE DFTS, 2015, pp. 205--210.","journal-title":"IEEE DFTS"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669145"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2014.31"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065726"},{"key":"e_1_3_2_1_5_1","first-page":"255","article-title":"A delay model and speculative architecture for pipelined routers","author":"Peh L.-S.","year":"2001","unstructured":"L.-S. Peh and W. J. Dally , \" A delay model and speculative architecture for pipelined routers ,\" in Proceedings of HPCA. IEEE , 2001 , pp. 255 -- 266 . L.-S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in Proceedings of HPCA. IEEE, 2001, pp. 255--266.","journal-title":"Proceedings of HPCA. IEEE"},{"key":"e_1_3_2_1_6_1","first-page":"319","article-title":"Mcrouter: Multicast within a router for high performance network-on-chips","author":"He Y.","year":"2013","unstructured":"Y. He , \" Mcrouter: Multicast within a router for high performance network-on-chips ,\" in Proceedings of PACT. IEEE , 2013 , pp. 319 -- 330 . Y. He et al., \"Mcrouter: Multicast within a router for high performance network-on-chips,\" in Proceedings of PACT. IEEE, 2013, pp. 319--330.","journal-title":"Proceedings of PACT. IEEE"},{"key":"e_1_3_2_1_7_1","first-page":"439","article-title":"Swift: A swing-reduced interconnect for a token-based network-on-chip in 90nm cmos","author":"Krishna T.","year":"2010","unstructured":"T. Krishna , \" Swift: A swing-reduced interconnect for a token-based network-on-chip in 90nm cmos ,\" in IEEE ICCD , 2010 , pp. 439 -- 446 . T. Krishna et al., \"Swift: A swing-reduced interconnect for a token-based network-on-chip in 90nm cmos,\" in IEEE ICCD, 2010, pp. 439--446.","journal-title":"IEEE ICCD"},{"key":"e_1_3_2_1_8_1","first-page":"338","volume-title":"Smart: a single-cycle reconfigurable noc for soc applications,\" in Proceedings of DATE","author":"Chen C.-H. O.","year":"2013","unstructured":"C.-H. O. Chen , \" Smart: a single-cycle reconfigurable noc for soc applications,\" in Proceedings of DATE . EDA Consortium , 2013 , pp. 338 -- 343 . C.-H. O. Chen et al., \"Smart: a single-cycle reconfigurable noc for soc applications,\" in Proceedings of DATE. EDA Consortium, 2013, pp. 338--343."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.73"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/995703"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228431"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.15"},{"issue":"99","key":"e_1_3_2_1_14_1","first-page":"1","article-title":"A resilient 2-d waveguide communication fabric for hybrid wired-wireless noc design","author":"Agyeman M. O.","year":"2016","unstructured":"M. O. Agyeman , Q. T. Vien , A. Ahmadnia , A. Yakovlev , K. F. Tong , and T. Mak , \" A resilient 2-d waveguide communication fabric for hybrid wired-wireless noc design ,\" IEEE TPDS , vol. PP, no. 99 , pp. 1 -- 1 , 2016 . M. O. Agyeman, Q. T. Vien, A. Ahmadnia, A. Yakovlev, K. F. Tong, and T. Mak, \"A resilient 2-d waveguide communication fabric for hybrid wired-wireless noc design,\" IEEE TPDS, vol. PP, no. 99, pp. 1--1, 2016.","journal-title":"IEEE TPDS"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2015.11"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_17_1","volume-title":"dissertation","author":"Becker D. U.","year":"2012","unstructured":"D. U. Becker , \"Efficient microarchitecture for network-on-chip routers,\" Ph. D. dissertation , Stanford University , 2012 . D. U. Becker, \"Efficient microarchitecture for network-on-chip routers,\" Ph.D. dissertation, Stanford University, 2012."},{"key":"e_1_3_2_1_18_1","first-page":"63","article-title":"A 4.6 tbits\/s 3.6 ghz single-cycle noc router with a novel switch allocator in 65nm cmos","author":"Kumar A.","year":"2007","unstructured":"A. Kumar , \" A 4.6 tbits\/s 3.6 ghz single-cycle noc router with a novel switch allocator in 65nm cmos ,\" in Proceedings of ICCD. IEEE , 2007 , pp. 63 -- 70 . A. Kumar et al., \"A 4.6 tbits\/s 3.6 ghz single-cycle noc router with a novel switch allocator in 65nm cmos,\" in Proceedings of ICCD. IEEE, 2007, pp. 63--70.","journal-title":"Proceedings of ICCD. IEEE"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921258"}],"event":{"name":"NoCArc'16: 9th International Workshop on Network on Chip Architectures","acronym":"NoCArc'16","location":"Taipei Taiwan"},"container-title":["Proceedings of the 9th International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2994133.2994139","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2994133.2994139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:39:50Z","timestamp":1750217990000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2994133.2994139"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,15]]},"references-count":21,"alternative-id":["10.1145\/2994133.2994139","10.1145\/2994133"],"URL":"https:\/\/doi.org\/10.1145\/2994133.2994139","relation":{},"subject":[],"published":{"date-parts":[[2016,10,15]]},"assertion":[{"value":"2016-10-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}