{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T07:43:06Z","timestamp":1769240586250,"version":"3.49.0"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2016,11,3]],"date-time":"2016-11-03T00:00:00Z","timestamp":1478131200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"U.S. Department of Energy, Office of Science, Advanced Scientific Computing Research"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2017,4,30]]},"abstract":"<jats:p>Recent trends of increasing core-count and bandwidth\/memory wall have motivated researchers to explore novel memory technologies for designing processor components such as cache, register file, shared memory, and so on. Domain-wall memory (DWM), also known as racetrack memory, is a promising emerging technology due to its non-volatility and very high density. However, use of DWM presents challenges due to characteristics of both DWM itself (e.g., requirement of shift operations, variable latency) and processor components. Recently, several techniques have been proposed to address these challenges. This article presents a survey of architectural techniques for using DWM for designing components in both CPU and GPU. We discuss techniques related to performance, energy, and reliability and also discuss works that compare DWM with other memory technologies. We also highlight the opportunities and obstacles in using DWM for designing processor components. This survey is expected to spark further research in this area and be useful for researchers, chip designers, and computer architects.<\/jats:p>","DOI":"10.1145\/2994550","type":"journal-article","created":{"date-parts":[[2016,11,4]],"date-time":"2016-11-04T12:49:04Z","timestamp":1478263744000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["A Survey of Techniques for Architecting Processor Components Using Domain-Wall Memory"],"prefix":"10.1145","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2908-993X","authenticated-orcid":false,"given":"Sparsh","family":"Mittal","sequence":"first","affiliation":[{"name":"Oak Ridge National Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,11,3]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131604"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2830689.2830711"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357140"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744883"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2497558"},{"key":"e_1_2_1_6_1","volume-title":"Symposium on VLSI Technology.","author":"Fukami S.","year":"2009"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724553"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488913"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744800"},{"key":"e_1_2_1_10_1","unstructured":"Intel. 2012. Intel Itanium Processor 9500 Series Reference Manual. Retrieved from http:\/\/goo.gl\/xy5m7G.  Intel. 2012. Intel Itanium Processor 9500 Series Reference Manual. Retrieved from http:\/\/goo.gl\/xy5m7G."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406981"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1610-1"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304358"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593137"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126614300025"},{"key":"e_1_2_1_16_1","first-page":"1","article-title":"A survey of architectural techniques for improving cache power efficiency","volume":"4","author":"Mittal Sparsh","year":"2014","journal-title":"Elsevier Sust. Comput.: Inform. Syst."},{"key":"e_1_2_1_17_1","volume-title":"Int. J. Comput. Aid. Eng. Technol.","author":"Mittal Sparsh","year":"2014"},{"key":"e_1_2_1_18_1","volume-title":"A survey of techniques for architecting and managing GPU register file","author":"Mittal Sparsh","year":"2016"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2871167"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2426179"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2636342"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657031"},{"key":"e_1_2_1_26_1","volume-title":"Jones","author":"Moeng Michael","year":"2015"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2437283"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2391185"},{"key":"e_1_2_1_29_1","unstructured":"NVIDIA. 2014. NVIDIA\u2019s Next Generation CUDA Compute Architecture:Kepler GK110\/210. Retrieved from http:\/\/goo.gl\/qOSWW1. (2014).  NVIDIA. 2014. NVIDIA\u2019s Next Generation CUDA Compute Architecture:Kepler GK110\/210. Retrieved from http:\/\/goo.gl\/qOSWW1. (2014)."},{"key":"e_1_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Eunhyuk Park Sungjoo Yoo Sunggu Lee and Helen Li. 2014. Accelerating graph computation with racetrack memory and pointer-assisted graph representation. In Design Automation 8 Test in Europe. 159.   Eunhyuk Park Sungjoo Yoo Sunggu Lee and Helen Li. 2014. Accelerating graph computation with racetrack memory and pointer-assisted graph representation. In Design Automation 8 Test in Europe. 159.","DOI":"10.7873\/DATE.2014.172"},{"key":"e_1_2_1_31_1","volume-title":"Magnetic domain-wall racetrack memory. Science 320, 5873","author":"Parkin Stuart SP","year":"2008"},{"key":"e_1_2_1_32_1","volume-title":"DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches. In Design Automation and Test in Europe.","author":"Poremba Matthew","year":"2015"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755793"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757050"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627651"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360545"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131603"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2306958"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506581"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665710"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485718"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723165"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2015.4"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2447531"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2536020"},{"key":"e_1_2_1_46_1","volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC). 417--422","author":"Xu Haifeng","year":"2015"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000094"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058988"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750388"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357097"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529240"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2198876"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6466687"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2994550","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2994550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:39:41Z","timestamp":1750217981000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2994550"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,3]]},"references-count":53,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,4,30]]}},"alternative-id":["10.1145\/2994550"],"URL":"https:\/\/doi.org\/10.1145\/2994550","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11,3]]},"assertion":[{"value":"2016-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-11-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}