{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T03:20:33Z","timestamp":1783480833639,"version":"3.55.0"},"reference-count":229,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2016,11,8]],"date-time":"2016-11-08T00:00:00Z","timestamp":1478563200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2017,9,30]]},"abstract":"<jats:p>Today, soft errors are one of the major design technology challenges at and beyond the 22nm technology nodes. This article introduces the soft error problem from the perspective of processor design. This article also provides a survey of the existing soft error mitigation methods across different levels of design abstraction involved in processor design, including the device level, the circuit level, the architectural level, and the program level.<\/jats:p>","DOI":"10.1145\/2996357","type":"journal-article","created":{"date-parts":[[2016,11,9]],"date-time":"2016-11-09T13:36:49Z","timestamp":1478698609000},"page":"1-44","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":56,"title":["Processor Design for Soft Errors"],"prefix":"10.1145","volume":"49","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2664-822X","authenticated-orcid":false,"given":"Tuo","family":"Li","sequence":"first","affiliation":[{"name":"University of New South Wales, Sydney NSW, Australia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jude Angelo","family":"Ambrose","sequence":"additional","affiliation":[{"name":"Canon Information Systems Research Australia, Macquarie Park NSW, Australia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Roshan","family":"Ragel","sequence":"additional","affiliation":[{"name":"University of Peradeniya, Peradeniya, Sri Lanka"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney NSW, Australia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,11,8]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the 20th International Symposium on Fault-Tolerant Computing, 1990","author":"Ahmed R. E.","year":"1990"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference, 2003","volume":"1","author":"Ando H.","year":"2003"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776010"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the IEEE International Computer Software and Applications Conference. 149--155","author":"Avi\u017eienis A."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223134"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"e_1_2_1_10_1","volume-title":"Filed","author":"Babb B. J.","year":"1998"},{"key":"e_1_2_1_11_1","doi-asserted-by":"crossref","unstructured":"A. Bachtold P. Hadley T. Nakanishi and C. Dekker. 2001. Logic circuits with carbon nanotube transistors. Science 294 5545 (2001) 1317--1320. DOI:http:\/\/dx.doi.org\/10.1126\/science.1065824  A. Bachtold P. Hadley T. Nakanishi and C. Dekker. 2001. Logic circuits with carbon nanotube transistors. Science 294 5545 (2001) 1317--1320. DOI:http:\/\/dx.doi.org\/10.1126\/science.1065824","DOI":"10.1126\/science.1065824"},{"key":"e_1_2_1_12_1","volume-title":"Filed","author":"Bannon R. D.","year":"1981"},{"key":"e_1_2_1_13_1","volume-title":"Issued","author":"Barker W. B.","year":"1977"},{"key":"e_1_2_1_14_1","volume-title":"Filed","author":"Barry M. J.","year":"1992"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1067627.806587"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.4"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1975.4328188"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference, 2008","author":"Blaauw D.","year":"2008"},{"key":"e_1_2_1_21_1","volume-title":"Issued","author":"Blake T. G. W.","year":"1993"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36949-0_57"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the 1st Workshop on Architecture Reliability.","author":"Blome J."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.805747"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.987125"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024421"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219855"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19950805"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the 31st Annual Proceedings of the International Reliability Physics Symposium, 1993","author":"Burnett D.","year":"1993"},{"key":"e_1_2_1_31_1","volume-title":"Filed","author":"Cairns J. A.","year":"1982"},{"key":"e_1_2_1_32_1","volume-title":"Filed","author":"Cairns J. A.","year":"1983"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315341"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052743"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.15"},{"key":"e_1_2_1_37_1","volume-title":"Filed","author":"Chen C.-L.","year":"1989"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the 25th International Symposium on Fault-Tolerant Computing, 1995","author":"Chen L.","year":"1995"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/176979.176981"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897996"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897996"},{"key":"e_1_2_1_42_1","volume-title":"Filed","author":"Crouch A. L.","year":"1994"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816026"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2444855"},{"key":"e_1_2_1_45_1","unstructured":"T. Dell. 1997. A white paper on the benefits of Chipkill-correct ECC for PC server main memory. In IBM Microelectronics Division.  T. Dell. 1997. A white paper on the benefits of Chipkill-correct ECC for PC server main memory. In IBM Microelectronics Division."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336491"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.488777"},{"key":"e_1_2_1_49_1","volume-title":"Filed","author":"Dooley J. G.","year":"1994"},{"key":"e_1_2_1_50_1","volume-title":"The Design and Implementation of Berkeley Lab\u2019s Linux Checkpoint\/Restart","author":"Duell J."},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575356"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796833"},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36\u201903)","author":"Ernst D."},{"key":"e_1_2_1_54_1","first-page":"4","article-title":"Neutron-induced charge collection simulation of bulk FinFET SRAMs compared with conventional planar SRAMs","volume":"11","author":"Fang Y. P.","year":"2011","journal-title":"IEEE Trans. Device Mat. Reliabil."},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736063"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155667"},{"key":"e_1_2_1_57_1","volume-title":"Filed","author":"Fremont M. J.","year":"1987"},{"key":"e_1_2_1_58_1","volume-title":"Proceedings of the Workshop on Modeling, Benchmarking and Simulation.","author":"Fu X.","year":"2006"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.56853"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560329"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264566"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173251"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362700"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2617090"},{"key":"e_1_2_1_66_1","volume-title":"Proceedings of the International Conference on Dependable Systems and Networks, 2003","author":"Gu W.","year":"2003"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669168"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"e_1_2_1_69_1","volume-title":"Semiconductor device having triple-well. (May","author":"Han J.-J.","year":"2001"},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150990"},{"key":"e_1_2_1_71_1","volume-title":"42nd Midwest Symposium on Circuits and Systems, 1999","volume":"1","author":"Hass K. J.","year":"1999"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.337444"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"e_1_2_1_74_1","unstructured":"J. L. Hennessy and D. A. Patterson. 2006. Computer Architecture Fourth Edition: A Quantitative Approach. Morgan Kaufmann Publishers San Francisco CA.   J. L. Hennessy and D. A. Patterson. 2006. Computer Architecture Fourth Edition: A Quantitative Approach. Morgan Kaufmann Publishers San Francisco CA."},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_2_1_76_1","volume-title":"Filed","author":"Houston T. W.","year":"1990"},{"key":"e_1_2_1_77_1","volume-title":"Filed","author":"Hsingya A. W.","year":"1997"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676475"},{"key":"e_1_2_1_79_1","doi-asserted-by":"crossref","unstructured":"X. Huang. 1999. Sub 50-nm FinFET: PMOS. In IEDM. 67--70. DOI:http:\/\/dx.doi.org\/10.1109\/IEDM.1999.823848  X. Huang. 1999. Sub 50-nm FinFET: PMOS. In IEDM. 67--70. DOI:http:\/\/dx.doi.org\/10.1109\/IEDM.1999.823848","DOI":"10.1109\/IEDM.1999.823848"},{"key":"e_1_2_1_80_1","volume-title":"Proceedings of the 17th International Symposium on Fault-Tolerant Computing Systems. 170--175","author":"Hunt D."},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"e_1_2_1_82_1","volume-title":"ISSCC.","author":"Itoh K."},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.119"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.819103"},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.4606"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488776"},{"key":"e_1_2_1_87_1","volume-title":"Issued","author":"Kar-Roy A.","year":"2006"},{"key":"e_1_2_1_88_1","doi-asserted-by":"crossref","unstructured":"T. Karnik. 2002. Selective node engineering for chip-level soft error rate improvement {in CMOS}. In VLSIC. 204--205. DOI:http:\/\/dx.doi.org\/10.1109\/VLSIC.2002.1015084  T. Karnik. 2002. Selective node engineering for chip-level soft error rate improvement {in CMOS}. In VLSIC. 204--205. DOI:http:\/\/dx.doi.org\/10.1109\/VLSIC.2002.1015084","DOI":"10.1109\/VLSIC.2002.1015084"},{"key":"e_1_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488829"},{"key":"e_1_2_1_90_1","volume-title":"Filed","author":"Kemmetmueller G. H.","year":"1980"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.33"},{"key":"e_1_2_1_92_1","volume-title":"Longitudinal parity generator for use with a memory. (April","author":"Kim D. R.","year":"1977"},{"key":"e_1_2_1_93_1","volume-title":"Filed","author":"Kim K. S.","year":"1993"},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.5555\/1129601.1129631"},{"key":"e_1_2_1_95_1","volume-title":"Filed","author":"Klecka J. S.","year":"1998"},{"key":"e_1_2_1_96_1","volume-title":"Filed","author":"Kogge P. M.","year":"1988"},{"key":"e_1_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/33.62532"},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1145\/2642769.2642775"},{"key":"e_1_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2168611"},{"key":"e_1_2_1_100_1","volume-title":"Proceedings of SMTA International Conference.","author":"Lee N.-C.","year":"2000"},{"key":"e_1_2_1_101_1","volume-title":"Proceedings of the 20th International Symposium Fault-Tolerant Computing, 1990","author":"Li C. C. J.","year":"1990"},{"key":"e_1_2_1_102_1","volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201912)","author":"Li T.","year":"2012"},{"key":"e_1_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488809"},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561955"},{"key":"e_1_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.88"},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2273437"},{"key":"e_1_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.18"},{"key":"e_1_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.211353"},{"key":"e_1_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2123918"},{"key":"e_1_2_1_111_1","volume-title":"Inference 8 Learning Algorithms","author":"MacKay D. J. C."},{"key":"e_1_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269335"},{"key":"e_1_2_1_113_1","unstructured":"G. Maki K. Haas S. Quan and J. Murguia. 2003. Conflict free radiation tolerant storage cell. (June 2003). Patent No. 6573773 Filed Feb. 2 2001 Issued June 3 2003.  G. Maki K. Haas S. Quan and J. Murguia. 2003. Conflict free radiation tolerant storage cell. (June 2003). Patent No. 6573773 Filed Feb. 2 2001 Issued June 3 2003."},{"key":"e_1_2_1_114_1","volume-title":"Filed","author":"Mann B. E.","year":"1995"},{"key":"e_1_2_1_115_1","volume-title":"Filed","author":"Marino J. T.","year":"1981"},{"key":"e_1_2_1_116_1","first-page":"1","article-title":"Hyper-threading technology architecture and microarchitecture","volume":"6","author":"Marr D. T.","year":"2002","journal-title":"Intel Technol. J."},{"key":"e_1_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.50"},{"key":"e_1_2_1_118_1","doi-asserted-by":"crossref","unstructured":"J. L. Massey and O. N. Garc\u00eda. 1972. Error-correcting codes in computer arithmetic. In Advances in Information Systems Science. Vol. 4. Springer US Boston MA.. 273--326. DOI:http:\/\/dx.doi.org\/10.1007\/978-1-4615-9053-8_5  J. L. Massey and O. N. Garc\u00eda. 1972. Error-correcting codes in computer arithmetic. In Advances in Information Systems Science. Vol. 4. Springer US Boston MA.. 273--326. DOI:http:\/\/dx.doi.org\/10.1007\/978-1-4615-9053-8_5","DOI":"10.1007\/978-1-4615-9053-8_5"},{"key":"e_1_2_1_119_1","volume-title":"Filed","author":"Master R. N.","year":"2005"},{"key":"e_1_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"e_1_2_1_121_1","volume-title":"Symbolic Model Checking","author":"McMillan K. L."},{"key":"e_1_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.8"},{"key":"e_1_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299115"},{"key":"e_1_2_1_124_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"e_1_2_1_125_1","volume-title":"Proceedings of the 29th Annual International Symposium on Fault-Tolerant Computing, 1999","author":"Mishra A.","year":"1999"},{"key":"e_1_2_1_126_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228507"},{"key":"e_1_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882592"},{"key":"e_1_2_1_128_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837406"},{"key":"e_1_2_1_129_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065585"},{"key":"e_1_2_1_130_1","volume-title":"Proceedings of the 2012 IEEE International Test Conference. 985","author":"Mitra S.","year":"2000"},{"key":"e_1_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"e_1_2_1_132_1","volume-title":"Architecture Design for Soft Errors","author":"Mukherjee S."},{"key":"e_1_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"e_1_2_1_134_1","volume-title":"Filed","author":"Mukherjee S. S.","year":"2004"},{"key":"e_1_2_1_135_1","volume-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36\u201903)","author":"Mukherjee S. S."},{"key":"e_1_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261389"},{"key":"e_1_2_1_137_1","volume-title":"Proceedings of International Symposium on the Theory of Switching","author":"Muller D. E."},{"key":"e_1_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0109"},{"key":"e_1_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1145\/2669364"},{"key":"e_1_2_1_140_1","volume-title":"Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA\u201912)","author":"Nair A. A."},{"key":"e_1_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009774"},{"key":"e_1_2_1_142_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.587743"},{"key":"e_1_2_1_143_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750372"},{"key":"e_1_2_1_144_1","first-page":"3114","article-title":"First record of single-event upset on ground, cray-1 computer at Los Alamos in 1976","volume":"57","author":"Normand E.","year":"2010","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"e_1_2_1_145_1","unstructured":"Nvidia. 2009. Fermi Compute Architecture Whitepaper.  Nvidia. 2009. Fermi Compute Architecture Whitepaper."},{"key":"e_1_2_1_146_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.994926"},{"key":"e_1_2_1_147_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"e_1_2_1_148_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424338"},{"key":"e_1_2_1_149_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818138"},{"key":"e_1_2_1_150_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.915368"},{"key":"e_1_2_1_151_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835966"},{"key":"e_1_2_1_152_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676055"},{"key":"e_1_2_1_153_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2006903"},{"key":"e_1_2_1_154_1","doi-asserted-by":"publisher","DOI":"10.1145\/50202.50214"},{"key":"e_1_2_1_155_1","unstructured":"W. W. Peterson and E. J. Weldon. 1972. Error-Correcting Codes. MIT Press Cambridge MA.  W. W. Peterson and E. J. Weldon. 1972. Error-Correcting Codes. MIT Press Cambridge MA."},{"key":"e_1_2_1_156_1","volume-title":"Proceedings of the USENIX 1995 Technical Conference Proceedings (TCON\u201995)","author":"Plank J. S."},{"key":"e_1_2_1_157_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.57"},{"key":"e_1_2_1_158_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173287"},{"key":"e_1_2_1_159_1","unstructured":"D. K. Pradhan (Ed.). 1996. Fault-Tolerant Computer System Design. Prentice-Hall Upper Saddle River NJ.   D. K. Pradhan (Ed.). 1996. Fault-Tolerant Computer System Design. Prentice-Hall Upper Saddle River NJ."},{"key":"e_1_2_1_160_1","volume-title":"Proceedings of the 29th Annual International Symposium on Fault-Tolerant Computing, 1999","author":"Prata P.","year":"1999"},{"key":"e_1_2_1_161_1","volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA\u201902)","author":"Prvulovic M."},{"key":"e_1_2_1_162_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830829"},{"key":"e_1_2_1_163_1","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey J. M."},{"key":"e_1_2_1_164_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346195"},{"key":"e_1_2_1_165_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147041"},{"key":"e_1_2_1_166_1","doi-asserted-by":"publisher","DOI":"10.5555\/795670.796820"},{"key":"e_1_2_1_167_1","volume-title":"Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO 34\u201901)","author":"Ray J."},{"key":"e_1_2_1_168_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.59860"},{"key":"e_1_2_1_169_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380842"},{"key":"e_1_2_1_170_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228601"},{"key":"e_1_2_1_171_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039408"},{"key":"e_1_2_1_172_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339652"},{"key":"e_1_2_1_173_1","volume-title":"Filed","author":"Reinhardt S. K.","year":"2003"},{"key":"e_1_2_1_174_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4"},{"key":"e_1_2_1_175_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_2_1_176_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISAPM.1998.664444"},{"key":"e_1_2_1_177_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.25522"},{"key":"e_1_2_1_178_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.173239"},{"key":"e_1_2_1_179_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2171715"},{"key":"e_1_2_1_180_1","doi-asserted-by":"publisher","DOI":"10.5555\/795672.796966"},{"key":"e_1_2_1_181_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.544480"},{"key":"e_1_2_1_182_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451131"},{"key":"e_1_2_1_183_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0275"},{"key":"e_1_2_1_184_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676899"},{"key":"e_1_2_1_185_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488831"},{"key":"e_1_2_1_186_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2495130"},{"key":"e_1_2_1_187_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493087"},{"key":"e_1_2_1_188_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"e_1_2_1_189_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.831993"},{"key":"e_1_2_1_190_1","unstructured":"F. F. Sellers M. Xiao and L. W. Bearnson. 1968. Error Detecting Logic for Digital Computers. McGraw-Hill New York NY.  F. F. Sellers M. Xiao and L. W. Bearnson. 1968. Error Detecting Logic for Digital Computers. McGraw-Hill New York NY."},{"key":"e_1_2_1_191_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201907)","author":"Seshia S. A."},{"key":"e_1_2_1_192_1","doi-asserted-by":"publisher","DOI":"10.1145\/584091.584093"},{"key":"e_1_2_1_193_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826201"},{"key":"e_1_2_1_194_1","volume-title":"Proceedings of the International Conference on Dependable Systems and Networks, 2002","author":"Shivakumar P.","year":"2002"},{"key":"e_1_2_1_195_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860712"},{"key":"e_1_2_1_196_1","volume-title":"Filed","author":"Shuler R. L.","year":"2002"},{"key":"e_1_2_1_197_1","volume-title":"Filed","author":"Shuler R. L.","year":"2002"},{"key":"e_1_2_1_198_1","doi-asserted-by":"crossref","unstructured":"D. P. Siewiorek and R. S. Swarz. 1998. Reliable Computer Systems (3rd ed.): Design and Evaluation. A. K. Peters Natick MA.   D. P. Siewiorek and R. S. Swarz. 1998. Reliable Computer Systems (3rd ed.): Design and Evaluation. A. K. Peters Natick MA.","DOI":"10.1201\/9781439863961"},{"key":"e_1_2_1_199_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"e_1_2_1_200_1","volume-title":"Filed","author":"Snyder J.","year":"2006"},{"key":"e_1_2_1_201_1","volume-title":"Filed","author":"Snyder J. P.","year":"2010"},{"key":"e_1_2_1_202_1","volume-title":"Proceedings of the 19th International Symposium on Fault-Tolerant Computing, 1989","author":"Sohi G. S.","year":"1989"},{"key":"e_1_2_1_203_1","doi-asserted-by":"publisher","DOI":"10.5555\/1643586"},{"key":"e_1_2_1_204_1","volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA\u201902)","author":"Sorin D. J."},{"key":"e_1_2_1_205_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1994.303847"},{"key":"e_1_2_1_206_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798243"},{"key":"e_1_2_1_207_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"e_1_2_1_208_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.212327"},{"key":"e_1_2_1_209_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056044"},{"key":"e_1_2_1_210_1","doi-asserted-by":"crossref","unstructured":"S. J. Trans A. R. M. Verschueren and C. Dekker. 1998. Room-temperature transistor based on a single carbon nanotube. Nature 393 5545 (1998) 49--52. Issue 6680. DOI:http:\/\/dx.doi.org\/10.1038\/29954  S. J. Trans A. R. M. Verschueren and C. Dekker. 1998. Room-temperature transistor based on a single carbon nanotube. Nature 393 5545 (1998) 49--52. Issue 6680. DOI:http:\/\/dx.doi.org\/10.1038\/29954","DOI":"10.1038\/29954"},{"key":"e_1_2_1_211_1","doi-asserted-by":"crossref","unstructured":"R. R. Tummala E. J. Rymaszewski and A. G. Klopfenstein. 1997. Microelectronics Packaging Handbook: Semiconductor Packaging. Springer.  R. R. Tummala E. J. Rymaszewski and A. G. Klopfenstein. 1997. Microelectronics Packaging Handbook: Semiconductor Packaging. Springer.","DOI":"10.1007\/978-1-4615-6041-8"},{"key":"e_1_2_1_212_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112825"},{"key":"e_1_2_1_213_1","volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA\u201902)","author":"Vijaykumar T. N."},{"key":"e_1_2_1_214_1","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1962.288321"},{"key":"e_1_2_1_215_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.35"},{"key":"e_1_2_1_217_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.40"},{"key":"e_1_2_1_218_1","volume-title":"Proceedings of the 23rd International Symposium on Fault-Tolerant Computing, 1993","author":"Wang Y. M.","year":"1993"},{"key":"e_1_2_1_219_1","volume-title":"Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA\u201904)","author":"Weaver C."},{"key":"e_1_2_1_220_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1987.4337466"},{"key":"e_1_2_1_221_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.124134"},{"key":"e_1_2_1_222_1","volume-title":"Single event upset hardening CMOS memory circuit. (May","author":"Whitaker S. R.","year":"1992"},{"key":"e_1_2_1_223_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.15"},{"key":"e_1_2_1_224_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223600"},{"key":"e_1_2_1_225_1","volume-title":"2003 IEEE International Solid-State Circuits Conference, 2003","volume":"1","author":"Wong H. S. P.","year":"2003"},{"key":"e_1_2_1_226_1","volume-title":"Data integrity concepts, features, and technology. (4","author":"Wood A.","year":"1999"},{"key":"e_1_2_1_228_1","volume-title":"Issued","author":"Yang J.","year":"2000"},{"key":"e_1_2_1_229_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"e_1_2_1_230_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"e_1_2_1_231_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0019"},{"key":"e_1_2_1_232_1","doi-asserted-by":"crossref","unstructured":"J. F. Ziegler and W. A. Lanford. 1979. Effect of cosmic rays on computer memories. Science 206 4420 (1979) 776--788. DOI:http:\/\/dx.doi.org\/10.1126\/science.206.4420.776  J. F. Ziegler and W. A. Lanford. 1979. Effect of cosmic rays on computer memories. Science 206 4420 (1979) 776--788. DOI:http:\/\/dx.doi.org\/10.1126\/science.206.4420.776","DOI":"10.1126\/science.206.4420.776"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2996357","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2996357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:10Z","timestamp":1750220590000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2996357"}},"subtitle":["Challenges and State of the Art"],"short-title":[],"issued":{"date-parts":[[2016,11,8]]},"references-count":229,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,9,30]]}},"alternative-id":["10.1145\/2996357"],"URL":"https:\/\/doi.org\/10.1145\/2996357","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11,8]]},"assertion":[{"value":"2015-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-11-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}