{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T13:08:50Z","timestamp":1770296930490,"version":"3.49.0"},"reference-count":47,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2017,2,9]],"date-time":"2017-02-09T00:00:00Z","timestamp":1486598400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Singapore Ministry of Education Academic Research Fund Tier 1","award":["R-263-000-B02-112"],"award-info":[{"award-number":["R-263-000-B02-112"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2017,4,30]]},"abstract":"<jats:p>Commercial off-the-shelf (COTS) reconfigurable devices have been recognized as one of the most suitable processing devices to be applied in nano-satellites, since they can satisfy and combine their most important requirements, namely processing performance, reconfigurability, and low cost. However, COTS reconfigurable devices, in particular Static-RAM Field Programmable Gate Arrays, can be affected by cosmic radiation, compromising the overall nano-satellite reliability. Scrubbing has been proposed as a mechanism to repair faults in configuration memory. However, the current scrubbing mechanisms are predominantly static, unable to adapt to heterogeneous applications and their runtime variations. In this article, a dynamically adaptive scrubbing mechanism is proposed. Through a window-based scrubbing scheduling, this mechanism adapts the scrubbing process to heterogeneous applications (composed of periodic\/sporadic and streaming\/DSP (Digital Signal Processing) tasks), as well as their reconfigurations and modifications at runtime. Conducted simulation experiments show the feasibility and the efficiency of the proposed solution in terms of system reliability metric and memory overhead.<\/jats:p>","DOI":"10.1145\/2997646","type":"journal-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T13:28:54Z","timestamp":1486733334000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Scrubbing Mechanism for Heterogeneous Applications in Reconfigurable Devices"],"prefix":"10.1145","volume":"22","author":[{"given":"Rui","family":"Santos","sequence":"first","affiliation":[{"name":"National University of Singapore, Singapore"}]},{"given":"Shyamsundar","family":"Venkataraman","sequence":"additional","affiliation":[{"name":"National University of Singapore, Singapore"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2017,2,9]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036362"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039396"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.10"},{"key":"e_1_2_1_4_1","doi-asserted-by":"crossref","unstructured":"C. Bolchini M. Miele and M. Santambrogio. 2007. TMR and partial dynamic reconfiguration to mitigate SEU faults in FPGAs. In Defect and Fault-Tolerance in VLSI Systems (DFT\u201907).   C. Bolchini M. Miele and M. Santambrogio. 2007. TMR and partial dynamic reconfiguration to mitigate SEU faults in FPGAs. In Defect and Fault-Tolerance in VLSI Systems (DFT\u201907).","DOI":"10.1109\/DFT.2007.25"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2676551"},{"key":"e_1_2_1_6_1","unstructured":"B. Bridgford C. Carmichael and C. Tseng. 2008. Single-Event Upset Mitigation Selection Guide.  B. Bridgford C. Carmichael and C. Tseng. 2008. Single-Event Upset Mitigation Selection Guide."},{"key":"e_1_2_1_7_1","volume-title":"IEEE International Conference on Field-Programmable Technology (FPT\u201914)","author":"Brosser F."},{"key":"e_1_2_1_8_1","unstructured":"A. Burns and A. Wellings. 1995. HRT-HOOD\u2122: A Structured Design Method for Hard Real-Time Ada Systems Volume 3 1st Edition. 312.  A. Burns and A. Wellings. 1995. HRT-HOOD\u2122: A Structured Design Method for Hard Real-Time Ada Systems Volume 3 1st Edition. 312."},{"key":"e_1_2_1_9_1","doi-asserted-by":"crossref","unstructured":"E. Cannella M. Bamakhrama and T. Stefanov. 2014. System-level scheduling of real-time streaming applications using a semi-partitioned approach. In Design Automation 8 Test in Europe (DATE\u201914).   E. Cannella M. Bamakhrama and T. Stefanov. 2014. System-level scheduling of real-time streaming applications using a semi-partitioned approach. In Design Automation 8 Test in Europe (DATE\u201914).","DOI":"10.7873\/DATE2014.376"},{"key":"e_1_2_1_10_1","unstructured":"C. Carmichael M. Caffrey and A. Salazar. 2000. Correcting Single-Event Upsets Through Virtex Partial Configuration. Technical Report. Xilinx.  C. Carmichael M. Caffrey and A. Salazar. 2000. Correcting Single-Event Upsets Through Virtex Partial Configuration. Technical Report. Xilinx."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142167"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1989.559777"},{"key":"e_1_2_1_13_1","volume-title":"IEEE International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES\u201913)","author":"Das A."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.6"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.26"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.33"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391964"},{"key":"e_1_2_1_18_1","volume-title":"IEEE International Conference on Field Programmable Logic and Applications (FPL\u201909)","author":"Heiner J."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403427"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2014.6961856"},{"key":"e_1_2_1_21_1","volume-title":"IEEE International Real-Time Systems Symposium (RTSS\u201991)","author":"Jeffay K."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2390191.2390204"},{"key":"e_1_2_1_23_1","volume-title":"IEEE International Aerospace Conference (AeroConf\u201908)","author":"Johnson J."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676696"},{"key":"e_1_2_1_25_1","doi-asserted-by":"crossref","unstructured":"I. Koren and C. M. Krishna. 2007. Fault-Tolerant Systems. Morgan Kaufmann.   I. Koren and C. M. Krishna. 2007. Fault-Tolerant Systems. Morgan Kaufmann.","DOI":"10.1016\/B978-012088525-1\/50007-9"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367049"},{"key":"e_1_2_1_27_1","volume-title":"IEEE International Symposium on Industrial Electronics (ISIE\u201910)","author":"Lanuzza M."},{"key":"e_1_2_1_28_1","unstructured":"Lattice Semiconductor. 2015. Homepage. Retrieved from http:\/\/www.latticesemi.com\/products\/fpga\/index.cfm.  Lattice Semiconductor. 2015. Homepage. Retrieved from http:\/\/www.latticesemi.com\/products\/fpga\/index.cfm."},{"key":"e_1_2_1_29_1","doi-asserted-by":"crossref","unstructured":"J. Leung and M. Merrill. 1980. A note on preemptive scheduling of periodic real-time tasks. Inform. Process. Lett. (1980).  J. Leung and M. Merrill. 1980. A note on preemptive scheduling of periodic real-time tasks. Inform. Process. Lett. (1980).","DOI":"10.1016\/0020-0190(80)90123-4"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488757"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2371854"},{"key":"e_1_2_1_32_1","unstructured":"D. McMurtrey K. Morgan B. Pratt and M. Wirthlin. 2008. Estimating TMR Reliabililty on FPGAs Using Markov Models. Technical Report.  D. McMurtrey K. Morgan B. Pratt and M. Wirthlin. 2008. Estimating TMR Reliabililty on FPGAs Using Markov Models. Technical Report."},{"key":"e_1_2_1_33_1","volume-title":"IEEE International Conference on Field Programmable Logic and Applications (FPL\u201913)","author":"Nazar G. L."},{"key":"e_1_2_1_34_1","volume-title":"International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES\u201913)","author":"Nazar G. L."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944038"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2095435"},{"key":"e_1_2_1_37_1","volume-title":"IEEE International Reliability Physics Symposium (IRPS\u201906)","author":"Pratt B."},{"key":"e_1_2_1_38_1","volume-title":"IEEE International Conference on Field Programmable Logic and Applications (FPL\u201914)","author":"Santos R."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744827"},{"key":"e_1_2_1_40_1","volume-title":"IEEE International Conference on Field-Programmable Technology (FPT\u201911)","author":"Sari A."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548910"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543136.1542464"},{"key":"e_1_2_1_43_1","unstructured":"SDF3 Framework. 2015. Homepage. Retrieved from http:\/\/http:\/\/www.es.ele.tue.nl\/sdf3\/.  SDF3 Framework. 2015. Homepage. Retrieved from http:\/\/http:\/\/www.es.ele.tue.nl\/sdf3\/."},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2671181"},{"key":"e_1_2_1_45_1","volume-title":"IEEE International Conference on Field Programmable Logic and Applications (FPL\u201914)","author":"Venkataraman S."},{"key":"e_1_2_1_46_1","unstructured":"Xilinx Corporation. 2012. Partial Reconfiguration User Guide UG702 (v14.1).  Xilinx Corporation. 2012. Partial Reconfiguration User Guide UG702 (v14.1)."},{"key":"e_1_2_1_47_1","unstructured":"Xilinx Corporation. 2015. Virtex-6 FPGA Configuration\u2014User Guide UG360 (v3.9).  Xilinx Corporation. 2015. Virtex-6 FPGA Configuration\u2014User Guide UG360 (v3.9)."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2997646","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2997646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:32Z","timestamp":1750218632000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2997646"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2,9]]},"references-count":47,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,4,30]]}},"alternative-id":["10.1145\/2997646"],"URL":"https:\/\/doi.org\/10.1145\/2997646","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2,9]]},"assertion":[{"value":"2016-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-02-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}