{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:11Z","timestamp":1750306151840,"version":"3.41.0"},"reference-count":46,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2016,12,2]],"date-time":"2016-12-02T00:00:00Z","timestamp":1480636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Science Foundation of Zhejiang Province","award":["LY14F020026"],"award-info":[{"award-number":["LY14F020026"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2016,12,28]]},"abstract":"<jats:p>Interapplication interference at shared main memory severely degrades performance and increasing DRAM frequency calls for simple memory schedulers. Previous memory schedulers employ a per-application ranking scheme for high system performance or a per-group ranking scheme for low hardware cost, but few provide a balance. We propose DMPS, a memory scheduler based on dynamic multilevel priority. First, DMPS uses \u201cmemory occupancy\u201d to measure interference quantitatively. Second, DMPS groups applications, favors latency-sensitive groups, and dynamically prioritizes applications by employing a per-level ranking scheme. The simulation results show that DMPS has 7.2% better system performance and 22% better fairness over FRFCFS at low hardware complexity and cost.<\/jats:p>","DOI":"10.1145\/3007647","type":"journal-article","created":{"date-parts":[[2016,12,2]],"date-time":"2016-12-02T19:13:45Z","timestamp":1480706025000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Memory Access Scheduling Based on Dynamic Multilevel Priority in Shared DRAM Systems"],"prefix":"10.1145","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9861-4892","authenticated-orcid":false,"given":"Dongliang","family":"Xiong","sequence":"first","affiliation":[{"name":"Zhejiang University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[{"name":"Zhejiang University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowen","family":"Jiang","sequence":"additional","affiliation":[{"name":"Zhejiang University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaolang","family":"Yan","sequence":"additional","affiliation":[{"name":"Zhejiang University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,12,2]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.5555\/2337159.2337207"},{"key":"e_1_2_1_2_1","volume-title":"USIMM: The Utah simulated memory module.","author":"Chatterjee Niladrish","year":"2012","unstructured":"Niladrish Chatterjee , Rajeev Balasubramonian , Manjunath Shevgoor , Seth H. Pugsley , Aniruddha N. Udipi , Ali Shafiee , Kshitij Sudan , Manu Awasthi , and Zeshan Chishti . 2012 . USIMM: The Utah simulated memory module. Available at https:\/\/www.cs.utah.edu\/~rajeev\/pubs\/usimm.pdf. Niladrish Chatterjee, Rajeev Balasubramonian, Manjunath Shevgoor, Seth H. Pugsley, Aniruddha N. Udipi, Ali Shafiee, Kshitij Sudan, Manu Awasthi, and Zeshan Chishti. 2012. USIMM: The Utah simulated memory module. Available at https:\/\/www.cs.utah.edu\/~rajeev\/pubs\/usimm.pdf."},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_1","DOI":"10.1109\/SC.2014.16"},{"doi-asserted-by":"publisher","key":"e_1_2_1_4_1","DOI":"10.1109\/HPCA.2013.6522311"},{"doi-asserted-by":"publisher","key":"e_1_2_1_5_1","DOI":"10.1145\/1669112.1669150"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1145\/1815961.1815976"},{"doi-asserted-by":"publisher","key":"e_1_2_1_7_1","DOI":"10.1145\/1736020.1736058"},{"doi-asserted-by":"publisher","key":"e_1_2_1_8_1","DOI":"10.1145\/2155620.2155663"},{"doi-asserted-by":"publisher","key":"e_1_2_1_9_1","DOI":"10.1145\/1508244.1508260"},{"doi-asserted-by":"publisher","key":"e_1_2_1_10_1","DOI":"10.1145\/2485922.2485930"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1145\/1669112.1669149"},{"doi-asserted-by":"publisher","key":"e_1_2_1_12_1","DOI":"10.1145\/1186736.1186737"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1109\/MICRO.2004.4"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the IEEE Multiconference on Systems and Control (MSC\u201912)","author":"Ikeda Takakazu","year":"2012","unstructured":"Takakazu Ikeda , Shinya Takamaeda-Yamazaki , Naoki Fujieda , Shimpei Sato , and Kenji Kise . 2012 . Request density aware fair memory scheduling . In Proceedings of the IEEE Multiconference on Systems and Control (MSC\u201912) . Takakazu Ikeda, Shinya Takamaeda-Yamazaki, Naoki Fujieda, Shimpei Sato, and Kenji Kise. 2012. Request density aware fair memory scheduling. In Proceedings of the IEEE Multiconference on Systems and Control (MSC\u201912)."},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1109\/ISCA.2008.21"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1145\/2228360.2228513"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1109\/HPCA.2012.6168944"},{"volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914)","author":"Khan Samira","unstructured":"Samira Khan , Alaa R. Alameldeen , Chris Wilkerson , Onur Mutlu , and Daniel A. Jim\u00e9nez . 2014. Improving cache performance by exploiting read-write disparity . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914) . Samira Khan, Alaa R. Alameldeen, Chris Wilkerson, Onur Mutlu, and Daniel A. Jim\u00e9nez. 2014. Improving cache performance by exploiting read-write disparity. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914).","key":"e_1_2_1_18_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.1109\/RTAS.2014.6925998"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1007\/s11241-016-9248-1"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201910)","author":"Kim Yoongu","year":"2010","unstructured":"Yoongu Kim , Dongsu Han , Onur Mutlu , and Mor Harchol-Balter . 2010 a. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201910) . Yoongu Kim, Dongsu Han, Onur Mutlu, and Mor Harchol-Balter. 2010a. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201910)."},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_1","DOI":"10.1109\/MICRO.2010.51"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_1","DOI":"10.1109\/LCA.2015.2414456"},{"doi-asserted-by":"publisher","key":"e_1_2_1_24_1","DOI":"10.1145\/2370816.2370869"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201901)","author":"Luo Kun","year":"2001","unstructured":"Kun Luo , Jayanth Gummaraju , and Manoj Franklin . 2001 . Balancing throughput and fairness in SMT processors . In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201901) . Kun Luo, Jayanth Gummaraju, and Manoj Franklin. 2001. Balancing throughput and fairness in SMT processors. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201901)."},{"doi-asserted-by":"publisher","key":"e_1_2_1_26_1","DOI":"10.1145\/2463209.2488779"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the USENIX Security Symposium (SS\u201907)","author":"Moscibroda Thomas","year":"2007","unstructured":"Thomas Moscibroda and Onur Mutlu . 2007 . Memory performance attacks: Denial of memory service in multi-core systems . In Proceedings of the USENIX Security Symposium (SS\u201907) . Thomas Moscibroda and Onur Mutlu. 2007. Memory performance attacks: Denial of memory service in multi-core systems. In Proceedings of the USENIX Security Symposium (SS\u201907)."},{"doi-asserted-by":"publisher","key":"e_1_2_1_28_1","DOI":"10.1145\/1400751.1400799"},{"doi-asserted-by":"publisher","key":"e_1_2_1_29_1","DOI":"10.1109\/HPCA.2012.6168945"},{"doi-asserted-by":"publisher","key":"e_1_2_1_30_1","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_2_1_31_1","volume-title":"Memory Scaling: A Systems Architecture Perspective.","author":"Mutlu Onur","year":"2013","unstructured":"Onur Mutlu . 2013 . Memory Scaling: A Systems Architecture Perspective. Available at https:\/\/users.ece.cmu.edu\/&sim;omutlu\/pub\/memory-scaling_imw13.pdf. Onur Mutlu. 2013. Memory Scaling: A Systems Architecture Perspective. Available at https:\/\/users.ece.cmu.edu\/&sim;omutlu\/pub\/memory-scaling_imw13.pdf."},{"unstructured":"Onur Mutlu Justin Meza and Lavanya Subramanian. 2015. The Main Memory System: Challenges and Opportunities. Available at http:\/\/repository.cmu.edu\/ece\/360\/.  Onur Mutlu Justin Meza and Lavanya Subramanian. 2015. The Main Memory System: Challenges and Opportunities. Available at http:\/\/repository.cmu.edu\/ece\/360\/.","key":"e_1_2_1_32_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_33_1","DOI":"10.1109\/MICRO.2007.40"},{"doi-asserted-by":"publisher","key":"e_1_2_1_34_1","DOI":"10.1109\/ISCA.2008.7"},{"doi-asserted-by":"publisher","key":"e_1_2_1_35_1","DOI":"10.1109\/MICRO.2004.28"},{"doi-asserted-by":"publisher","key":"e_1_2_1_36_1","DOI":"10.1109\/MICRO.2006.49"},{"doi-asserted-by":"publisher","key":"e_1_2_1_37_1","DOI":"10.1145\/339647.339668"},{"doi-asserted-by":"publisher","key":"e_1_2_1_38_1","DOI":"10.1145\/378993.379244"},{"doi-asserted-by":"publisher","key":"e_1_2_1_39_1","DOI":"10.1109\/ICCD.2014.6974655"},{"doi-asserted-by":"publisher","key":"e_1_2_1_40_1","DOI":"10.1109\/TPDS.2016.2526003"},{"doi-asserted-by":"publisher","key":"e_1_2_1_41_1","DOI":"10.1145\/2830772.2830803"},{"doi-asserted-by":"publisher","key":"e_1_2_1_42_1","DOI":"10.1109\/HPCA.2013.6522356"},{"doi-asserted-by":"publisher","key":"e_1_2_1_43_1","DOI":"10.1145\/2847255"},{"doi-asserted-by":"publisher","key":"e_1_2_1_44_1","DOI":"10.1109\/HPCA.2014.6835945"},{"doi-asserted-by":"publisher","key":"e_1_2_1_45_1","DOI":"10.1109\/ICPP.2008.53"},{"doi-asserted-by":"publisher","key":"e_1_2_1_46_1","DOI":"10.1007\/978-3-642-13119-6_15"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3007647","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3007647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:39:37Z","timestamp":1750217977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3007647"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12,2]]},"references-count":46,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,12,28]]}},"alternative-id":["10.1145\/3007647"],"URL":"https:\/\/doi.org\/10.1145\/3007647","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2016,12,2]]},"assertion":[{"value":"2016-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-12-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}