{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T18:55:18Z","timestamp":1771959318490,"version":"3.50.1"},"reference-count":41,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,12,28]],"date-time":"2017-12-28T00:00:00Z","timestamp":1514419200000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"U.S. Department of Energys (DOE) Office of Science"},{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation","doi-asserted-by":"crossref","award":["1524127"],"award-info":[{"award-number":["1524127"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Office of Advanced Scientific Computing Research","award":["63823 and DE-SC0014135"],"award-info":[{"award-number":["63823 and DE-SC0014135"]}]},{"DOI":"10.13039\/100011661","name":"Pacific Northwest National Laboratory","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100011661","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Battelle for DOE","award":["DE-AC05-76RL01830"],"award-info":[{"award-number":["DE-AC05-76RL01830"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2016,12,28]]},"abstract":"<jats:p>Dynamic Voltage and Frequency Scaling (DVFS) typically adapts CPU power consumption by modifying a processor\u2019s operating frequency (and the associated voltage). Typical DVFS approaches include using default strategies such as running at the lowest or the highest frequency or reacting to the CPU\u2019s runtime load to reduce or increase frequency based on the CPU usage. In this article, we argue that a compile-time approach to CPU frequency selection is achievable for affine program regions and can significantly outperform runtime-based approaches. We first propose a lightweight runtime approach that can exploit the properties of the power profile specific to a processor, outperforming classical Linux governors such as powersave or on-demand for computational kernels. We then demonstrate that, for affine kernels in the application, a purely compile-time approach to CPU frequency and core count selection is achievable, providing significant additional benefits over the runtime approach. Our framework relies on a one-time profiling of the target CPU, along with a compile-time categorization of loop-based code segments in the application. These are combined to determine at compile-time the frequency and the number of cores to use to execute each affine region to optimize energy or energy-delay product. Extensive evaluation on 60 benchmarks and 5 multi-core CPUs show that our approach systematically outperforms the powersave Linux governor while also improving overall performance.<\/jats:p>","DOI":"10.1145\/3011017","type":"journal-article","created":{"date-parts":[[2016,12,28]],"date-time":"2016-12-28T08:20:40Z","timestamp":1482913240000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":37,"title":["Static and Dynamic Frequency Scaling on Multicore CPUs"],"prefix":"10.1145","volume":"13","author":[{"given":"Wenlei","family":"Bao","sequence":"first","affiliation":[{"name":"The Ohio State University, Columbus, Ohio"}]},{"given":"Changwan","family":"Hong","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, Ohio"}]},{"given":"Sudheer","family":"Chunduri","sequence":"additional","affiliation":[{"name":"IBM Research India, S. Cass Avenue Lemont, IL"}]},{"given":"Sriram","family":"Krishnamoorthy","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA"}]},{"given":"Louis-No\u00ebl","family":"Pouchet","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, CO"}]},{"given":"Fabrice","family":"Rastello","sequence":"additional","affiliation":[{"name":"University Grenoble Alpes, Grenoble France"}]},{"given":"P.","family":"Sadayappan","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, Ohio"}]}],"member":"320","published-online":{"date-parts":[[2016,12,28]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/E2SC.2014.7"},{"key":"e_1_2_1_2_1","volume-title":"Power-Aware WCET Analysis. Master\u2019s thesis","author":"Bao Wenlei","unstructured":"Wenlei Bao. 2014. Power-Aware WCET Analysis. Master\u2019s thesis. Ohio State University."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837656"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2014.64"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342537"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375595"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/378795.378859"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-55224-3_74"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2588768.2576790"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/345063.339421"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01379404"},{"key":"e_1_2_1_12_1","first-page":"328","article-title":"On estimating and enhancing cache effectiveness","volume":"589","author":"Ferrante Jeanne","year":"1991","unstructured":"Jeanne Ferrante, Vivek Sarkar, and Wendy Thrash. 1991. On estimating and enhancing cache effectiveness. LCPC 589 (1991), 328--343.","journal-title":"LCPC"},{"key":"e_1_2_1_13_1","doi-asserted-by":"crossref","unstructured":"M. Floyd B. Brock M. Ware K. Rajamani A. Drake C. Lefurgy and L. Pesantez. 2010. Harnessing the adaptive energy management features of the power7 chip. HOT Chips 2010 (2010).","DOI":"10.1109\/HOTCHIPS.2010.7480068"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2007.29"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2013.98"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/325478.325479"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0012-3"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2908080.2908123"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781137"},{"key":"e_1_2_1_20_1","unstructured":"Intel. Intel Math Kernel Library (Intel MKL). https:\/\/software.intel.com\/en-us\/intel-mkl."},{"key":"e_1_2_1_21_1","unstructured":"Intel. Intel Performance Counter Monitor. www.intel.com\/software\/pcm."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544161"},{"key":"e_1_2_1_23_1","volume-title":"Martinez","author":"Li Jian","year":"2006","unstructured":"Jian Li and Jose F. Martinez. 2006. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In Proceedings of HPCA. 77--87."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/378420.378429"},{"key":"e_1_2_1_25_1","unstructured":"John D. McCalpin. 1991-2007. STREAM: Sustainable Memory Bandwidth in High Performance Computers. Technical Report. University of Virginia Charlottesville Virginia. http:\/\/www.cs.virginia.edu\/stream\/ A continually updated technical report. Retrieved from http:\/\/www.cs.virginia.edu\/stream\/."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2525526.2525852"},{"key":"e_1_2_1_27_1","unstructured":"Netlib. Netlib BLAS. Retrieved from http:\/\/www.netlib.org\/blas\/index.html."},{"key":"e_1_2_1_28_1","unstructured":"OpenCV. OpenCV: Open Source Computer Vision Library. Retrieved from http:\/\/opencv.org."},{"key":"e_1_2_1_29_1","unstructured":"PoCC the Polyhedral Compiler Collection version 1.3. Retrieved from http:\/\/pocc.sourceforge.net."},{"key":"e_1_2_1_30_1","unstructured":"PolyBench\/C 3.2. Retrieved from http:\/\/polybench.sourceforge.net."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513832"},{"key":"e_1_2_1_33_1","volume-title":"Automatic selection of high order transformations in the IBM XL Fortran compilers. IBM Journal of Research 8 Development 41, 3 (May","author":"Sarkar Vivek","year":"1997","unstructured":"Vivek Sarkar. 1997. Automatic selection of high order transformations in the IBM XL Fortran compilers. IBM Journal of Research 8 Development 41, 3 (May 1997)."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-45231-8_41"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.268"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15582-6_49"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02658-4_44"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-006-1231-0"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.2624"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-09967-5_10"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3011017","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3011017","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3011017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:18:17Z","timestamp":1763457497000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3011017"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12,28]]},"references-count":41,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,12,28]]}},"alternative-id":["10.1145\/3011017"],"URL":"https:\/\/doi.org\/10.1145\/3011017","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,12,28]]},"assertion":[{"value":"2016-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-10-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-12-28","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}