{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T04:14:45Z","timestamp":1769314485869,"version":"3.49.0"},"reference-count":29,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,12,16]],"date-time":"2017-12-16T00:00:00Z","timestamp":1513382400000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Research Council Advanced","award":["DAL No 267175"],"award-info":[{"award-number":["DAL No 267175"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1117280, CCF-1218323, CNS-1302260, CCF-1438992, and CCF-1533885"],"award-info":[{"award-number":["CNS-1117280, CCF-1218323, CNS-1302260, CCF-1438992, and CCF-1533885"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2016,12,28]]},"abstract":"<jats:p>A detailed analysis of power consumption at low system levels becomes important as a means for reducing the overall power consumption of a system and its thermal hot spots. This work presents a new power estimation method that allows understanding the power breakdown of an application when running on modern processor architecture such as the newly released Intel Skylake processor. This work also provides a detailed power and performance characterization report for the SPEC CPU2006 benchmarks, analysis of the data using side-by-side power and performance breakdowns, as well as few interesting case studies.<\/jats:p>","DOI":"10.1145\/3018112","type":"journal-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T12:06:31Z","timestamp":1482149191000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["Fine-Grain Power Breakdown of Modern Out-of-Order Cores and Its Implications on Skylake-Based Systems"],"prefix":"10.1145","volume":"13","author":[{"given":"Jawad","family":"Haj-Yihia","sequence":"first","affiliation":[{"name":"University of Haifa, Haifa, Israel"}]},{"given":"Ahmad","family":"Yasin","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Yosi Ben","family":"Asher","sequence":"additional","affiliation":[{"name":"University of Haifa, Haifa, Israel"}]},{"given":"Avi","family":"Mendelson","sequence":"additional","affiliation":[{"name":"Technion \u017a Israeli Institute of Technology, Haifa, Israel"}]}],"member":"320","published-online":{"date-parts":[[2016,12,16]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/566726.566736"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810108"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxs116"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.97"},{"key":"e_1_2_1_5_1","doi-asserted-by":"crossref","unstructured":"S. Bhunia S. Mukhopadhyay. (eds.). 2010. Low-power variation-tolerant design in nanometer silicon. Springer-Verlag.","DOI":"10.1007\/978-1-4419-7418-1"},{"key":"e_1_2_1_6_1","volume-title":"The new linux \u2018perf","author":"Carvalho A.","year":"2010","unstructured":"A. Carvalho. 2010. The new linux \u2018perf\u2019 tools. Presented at the Linux Kongress, 2010. https:\/\/scholar.google.co.il\/scholar?q&equals;The+new+linux+perf+Carvalho.8btnG&equals;8hl&equals;en8as_sdt&equals;0%2C5."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840883"},{"key":"e_1_2_1_8_1","unstructured":"N. Firasta M. Buxton P. Jinbo K. Nasri and S. Kuo. 2008. Intel AVX: New frontiers in performance improvements and energy efficiency. Intel White Paper."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2685393"},{"key":"e_1_2_1_10_1","volume-title":"Yosi ben Asher, and Avi Mendelson","author":"Haj-Yihia Jawad","year":"2016","unstructured":"Jawad Haj-Yihia, Ahmad Yasin, Yosi ben Asher, and Avi Mendelson. 2016. Core Power breakdown tool. https:\/\/drive.google.com\/open?id&equals;0B3IgzCqRS5Q_ZGN0QVFqaWxxY28."},{"key":"e_1_2_1_11_1","volume-title":"Appendix B.1 Intel. (as of","author":"Intel Corporation","year":"2014","unstructured":"Intel Corporation. 2014. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual, Appendix B.1 Intel. (as of August 2014)."},{"key":"e_1_2_1_12_1","volume-title":"Intel open source","author":"Intel Corporation","year":"2015","unstructured":"Intel Corporation. 2015. \u201cIntel open source\u201d, online: http:\/\/download.01.org\/perfmon\/ &lsqb;accesses October 8, 2015&rsqb;."},{"key":"e_1_2_1_13_1","unstructured":"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual. 2016a. Volume 3A: System Programming Guide Part 1 &lsqb;accesses January 2016a&rsqb;."},{"key":"e_1_2_1_14_1","volume-title":"6th Generation Intel\u00ae Processor Family -- Specification update","author":"Intel Corporation","year":"2016","unstructured":"Intel Corporation. 2016b. \u201c6th Generation Intel\u00ae Processor Family -- Specification update\u201d, online: http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/core\/desktop-6th-gen-core-family-spec-update.html &lsqb;accesses August 2016&rsqb;."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956567"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_2_1_17_1","volume-title":"Toplev manual (pmu-tools), online: https:\/\/github.com\/andikleen\/pmu-tools\/wiki\/toplev-manual &lsqb;accesses","author":"Kleen A.","year":"2015","unstructured":"A. Kleen. 2015. Toplev manual (pmu-tools), online: https:\/\/github.com\/andikleen\/pmu-tools\/wiki\/toplev-manual &lsqb;accesses October 8, 2015&rsqb;."},{"key":"e_1_2_1_18_1","volume-title":"2009 IEEE 15th International Symposium on High Performance Computer Architecture. IEEE, 289--300","author":"Powell M. D.","unstructured":"M. D. Powell, A. Biswas, J. S. Emer, S. S. Mukherjee, B. R. Sheikh, and S. Yardi. 2009. CAMP: A technique to estimate per-structure power at run-time using a few simple parameters. In 2009 IEEE 15th International Symposium on High Performance Computer Architecture. IEEE, 289--300."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.32"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS","author":"Shao Y. S.","year":"2013","unstructured":"Y. S. Shao and D. Brooks. 2013. ISA-independent workload characterization and its implications for specialized architectures. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), 245--255."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665689"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1577129.1577137"},{"key":"e_1_2_1_24_1","volume-title":"http:\/\/www.green500.org (accessed","author":"THE","year":"2013","unstructured":"THE GREEN500 SITES. 2013. http:\/\/www.green500.org (accessed December 12, 2013)"},{"key":"e_1_2_1_25_1","unstructured":"ThinkPad SMAPI kernel module version 0.40. http:\/\/tpctl.sourceforge.net\/."},{"key":"e_1_2_1_26_1","volume-title":"http:\/\/www.top500.org\/list\/2013\/06 (accessed","author":"TOP","year":"2013","unstructured":"TOP 500 SUPERCOMPUTER SITES. 2013. http:\/\/www.top500.org\/list\/2013\/06 (accessed December 12, 2013)"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.36"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095782"},{"key":"e_1_2_1_29_1","doi-asserted-by":"crossref","unstructured":"A. Yasin. 2014. A top-down method for performance analysis and counters architecture. Presented at the 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). https:\/\/scholar.google.co.il\/scholar?q&equals;A+top-down+method+for+performance+analysis+and+counters+architecture.8btnG&equals;8hl&equals;en8as_sdt&equals;0%2C5.","DOI":"10.1109\/ISPASS.2014.6844459"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3018112","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3018112","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3018112","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:18:01Z","timestamp":1763457481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3018112"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12,16]]},"references-count":29,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,12,28]]}},"alternative-id":["10.1145\/3018112"],"URL":"https:\/\/doi.org\/10.1145\/3018112","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,12,16]]},"assertion":[{"value":"2016-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-11-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-12-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}