{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:48:09Z","timestamp":1772164089478,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,1,26]],"date-time":"2017-01-26T00:00:00Z","timestamp":1485388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2016YFB0800104"],"award-info":[{"award-number":["2016YFB0800104"]}]},{"name":"National Natural Science Foundation of China","award":["61672160"],"award-info":[{"award-number":["61672160"]}]},{"name":"ShanghaiScience andTechnologyDevelopment Funds","award":["16JC1400801"],"award-info":[{"award-number":["16JC1400801"]}]},{"name":"NFS","award":["CNS-1218117"],"award-info":[{"award-number":["CNS-1218117"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,1,26]]},"DOI":"10.1145\/3018743.3018752","type":"proceedings-article","created":{"date-parts":[[2017,1,27]],"date-time":"2017-01-27T13:41:04Z","timestamp":1485524464000},"page":"385-399","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Eunomia"],"prefix":"10.1145","author":[{"given":"Xin","family":"Wang","sequence":"first","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weihua","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaoguo","family":"Wang","sequence":"additional","affiliation":[{"name":"New York University, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziyun","family":"Wei","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haibo","family":"Chen","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenyun","family":"Zhao","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,1,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-25873-2_6"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.14778\/1453856.1453922"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-59412-0_15"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.18"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2312005.2312016"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2935764.2935796"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485942"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901349"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_11_1","volume-title":"Intel R 64 and ia-32 architectures software developers manual","author":"I. Corporation","year":"2015","unstructured":"I. Corporation . Intel R 64 and ia-32 architectures software developers manual , 2015 . I. Corporation. Intel R 64 and ia-32 architectures software developers manual, 2015."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_13_1","volume-title":"The influence of malloc placement on tsx hardware transactional memory. arXiv preprint arXiv:1504.04640","author":"Dice D.","year":"2015","unstructured":"D. Dice , T. Harris , A. Kogan , and Y. Lev . The influence of malloc placement on tsx hardware transactional memory. arXiv preprint arXiv:1504.04640 , 2015 . D. Dice, T. Harris, A. Kogan, and Y. Lev. The influence of malloc placement on tsx hardware transactional memory. arXiv preprint arXiv:1504.04640, 2015."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.14778\/1454159.1454230"},{"key":"e_1_3_2_1_15_1","first-page":"203","volume-title":"Trends databases","author":"Graefe G.","year":"2011","unstructured":"G. Graefe . Modern B-Tree techniques. Found . Trends databases , pages 203 -- 402 , 2011 . G. Graefe. Modern B-Tree techniques. Found. Trends databases, pages 203--402, 2011."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1145\/191839.191886","volume-title":"SIGMOD","volume":"23","author":"Gray J.","year":"1994","unstructured":"J. Gray , P. Sundaresan , S. Englert , K. Baclawski , and P. J. Weinberger . Quickily generating billion-record synthetic databases . In SIGMOD , volume 23 , pages 243 -- 252 , 1994 . J. Gray, P. Sundaresan, S. Englert, K. Baclawski, and P. J. Weinberger. Quickily generating billion-record synthetic databases. In SIGMOD, volume 23, pages 243--252, 1994."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-14472-6_29"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2168836.2168855"},{"key":"e_1_3_2_1_20_1","first-page":"479","volume-title":"OSDI","author":"Mu S.","year":"2014","unstructured":"S. Mu , Y. Cui , Y. Zhang , W. Lloyd , and J. Li . Extracting more concurrency from distributed transactions . In OSDI , pages 479 -- 494 , 2014 . S. Mu, Y. Cui, Y. Zhang, W. Lloyd, and J. Li. Extracting more concurrency from distributed transactions. In OSDI, pages 479--494, 2014."},{"key":"e_1_3_2_1_21_1","first-page":"511","volume-title":"OSDI","author":"Narula N.","year":"2014","unstructured":"N. Narula , C. Cutler , E. Kohler , and R. Morris . Phase reconciliation for contended in-memory transactions . In OSDI , pages 511 -- 524 , 2014 . N. Narula, C. Cutler, E. Kohler, and R. Morris. Phase reconciliation for contended in-memory transactions. In OSDI, pages 511--524, 2014."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555256"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1603899.1603924"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2851141.2851173"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611973075.121"},{"issue":"11","key":"e_1_3_2_1_27_1","first-page":"795","article-title":"PALM: Parallel architecture-friendly latch-free modifications to B+Trees on many-core processors","volume":"4","author":"Sewall J.","year":"2011","unstructured":"J. Sewall , J. Chhugani , C. Kim , N. Satish , and P. Dubey . PALM: Parallel architecture-friendly latch-free modifications to B+Trees on many-core processors . VLDB , 4 ( 11 ): 795 -- 806 , 2011 . J. Sewall, J. Chhugani, C. Kim, N. Satish, and P. Dubey. PALM: Parallel architecture-friendly latch-free modifications to B+Trees on many-core processors. VLDB, 4(11):795--806, 2011.","journal-title":"VLDB"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522713"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370836"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2500727.2500745"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592815"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2882934"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815419"},{"key":"e_1_3_2_1_34_1","volume-title":"Wkshp. on the Theory of Transactional Memory (WTTM)","author":"Xiang L.","year":"2013","unstructured":"L. Xiang and M. L. Scott . Composable partitioned transactions . In Wkshp. on the Theory of Transactional Memory (WTTM) , 2013 . L. Xiang and M. L. Scott. Composable partitioned transactions. In Wkshp. on the Theory of Transactional Memory (WTTM), 2013."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2688500.2688506"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735508.2735511"}],"event":{"name":"PPoPP '17: 22nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","location":"Austin Texas USA","acronym":"PPoPP '17","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 22nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3018743.3018752","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3018743.3018752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:24:10Z","timestamp":1750206250000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3018743.3018752"}},"subtitle":["Scaling Concurrent Search Trees under Contention Using HTM"],"short-title":[],"issued":{"date-parts":[[2017,1,26]]},"references-count":36,"alternative-id":["10.1145\/3018743.3018752","10.1145\/3018743"],"URL":"https:\/\/doi.org\/10.1145\/3018743.3018752","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3155284.3018752","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2017,1,26]]},"assertion":[{"value":"2017-01-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}