{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:10:50Z","timestamp":1750306250875,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T00:00:00Z","timestamp":1490140800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,3,22]]},"DOI":"10.1145\/3018896.3056779","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Flow machine diagrams for VHDL code"],"prefix":"10.1145","author":[{"given":"Sabah","family":"Al-Fedaghi","sequence":"first","affiliation":[{"name":"Kuwait University, Safat, Kuwait"}]},{"given":"Sari","family":"Sultan","sequence":"additional","affiliation":[{"name":"Kuwait University, Safat, Kuwait"}]}],"member":"320","published-online":{"date-parts":[[2017,3,22]]},"reference":[{"volume-title":"Specifying the WaveCore in C\u03bbaSH. Master's Thesis","author":"Harmsen R.","key":"e_1_3_2_1_1_1","unstructured":"Harmsen , R. 2015. Specifying the WaveCore in C\u03bbaSH. Master's Thesis , Faculty of Electrical Engineering, Mathematics and Computer Science, University of Twente . Harmsen, R. 2015. Specifying the WaveCore in C\u03bbaSH. Master's Thesis, Faculty of Electrical Engineering, Mathematics and Computer Science, University of Twente."},{"volume-title":"High Level Synthesis, a Use Case Comparison with Hardware Description Language. Master's Thesis","author":"Zwagerman M. D.","key":"e_1_3_2_1_2_1","unstructured":"Zwagerman , M. D. 2015. High Level Synthesis, a Use Case Comparison with Hardware Description Language. Master's Thesis . Grand Valley State University . Zwagerman, M. D. 2015. High Level Synthesis, a Use Case Comparison with Hardware Description Language. Master's Thesis. Grand Valley State University."},{"key":"e_1_3_2_1_4_1","volume-title":"Symposium of Complex Systems and Intelligent Computing (Souk Ahras","author":"Boutekkouk F.","year":"2015","unstructured":"Boutekkouk , F. , and Zaidi , S . 2015. Automatic generation of SysML diagrams from VHDL code . Symposium of Complex Systems and Intelligent Computing (Souk Ahras , Algeria , April 29, 2015 ). CompSIC'15 Boutekkouk, F., and Zaidi, S. 2015. Automatic generation of SysML diagrams from VHDL code. Symposium of Complex Systems and Intelligent Computing (Souk Ahras, Algeria, April 29, 2015). CompSIC'15"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MS.2003.1231145"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.58"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the First IFAC Conference on Embedded Systems, Computational Intelligence and Telematics in Control","author":"Wehrmeister M. A.","year":"2012","unstructured":"Wehrmeister , M. A. , Packer , J. G. , Ceron , L. M. , and Pereira , C. E . 2012. Towards early verification of UML models for embedded and real-time systems . In Proceedings of the First IFAC Conference on Embedded Systems, Computational Intelligence and Telematics in Control ( W\u00fcrzburg, Germany, April 3--5 , 2012 ). CESCIT. Wehrmeister, M. A., Packer, J. G., Ceron, L. M., and Pereira, C. E. 2012. Towards early verification of UML models for embedded and real-time systems. In Proceedings of the First IFAC Conference on Embedded Systems, Computational Intelligence and Telematics in Control (W\u00fcrzburg, Germany, April 3--5, 2012). CESCIT."},{"key":"e_1_3_2_1_8_1","volume-title":"Information Systems: New Generations Conference","author":"Coyle F.","year":"2005","unstructured":"Coyle , F. , and Thornton , M . 2005. From UML to HDL: a model-driven architectural approach to hardware-software co-design . In Information Systems: New Generations Conference ( Las Vegas, NV, USA , 2005 ). ISNG. Coyle, F., and Thornton, M. 2005. From UML to HDL: a model-driven architectural approach to hardware-software co-design. In Information Systems: New Generations Conference (Las Vegas, NV, USA, 2005). ISNG."},{"key":"e_1_3_2_1_9_1","volume-title":"Eds. IFIP Advances in Information and Communication Technology","volume":"329","author":"Moreira T. G.","unstructured":"Moreira , T. G. , Wehrmeister , M. A. , Pereira , C. E. , P\u00e9tin , J.-F. , and Levrat , E . 2010. Generating VHDL source code from UML models of embedded systems. In Distributed, Parallel and Biologically Inspired Systems. M. Hinchey et al ., Eds. IFIP Advances in Information and Communication Technology , vol. 329 , Springer, 125--136. Moreira, T. G., Wehrmeister, M. A., Pereira, C. E., P\u00e9tin, J.-F., and Levrat, E. 2010. Generating VHDL source code from UML models of embedded systems. In Distributed, Parallel and Biologically Inspired Systems. M. Hinchey et al., Eds. IFIP Advances in Information and Communication Technology, vol. 329, Springer, 125--136."},{"key":"e_1_3_2_1_10_1","first-page":"5","article-title":"SysML Profile for SoC Design and SystemC Transformation. Advanced Learning and Research Institute (ALaRI), Faculty of Informatics","volume":"13","author":"Prevostini M.","year":"2007","unstructured":"Prevostini , M. , and Zamsa , E. 2007 . SysML Profile for SoC Design and SystemC Transformation. Advanced Learning and Research Institute (ALaRI), Faculty of Informatics , University of Lugano 13 , 5 . Prevostini, M., and Zamsa, E. 2007. SysML Profile for SoC Design and SystemC Transformation. Advanced Learning and Research Institute (ALaRI), Faculty of Informatics, University of Lugano 13, 5.","journal-title":"University of Lugano"},{"key":"e_1_3_2_1_11_1","first-page":"4","article-title":"Challenges in SysML model simulation, ACSIJ","volume":"5","author":"Nikolaidou M.","year":"2016","unstructured":"Nikolaidou , M. , Kapos , G.-D. , Tsadimas , A. , Dalakas , V. , and Anagnostopoulos , D. 2016 . Challenges in SysML model simulation, ACSIJ , Adv. Comp. Sci. 5 , 4 (July 2016), no. 22. Nikolaidou, M., Kapos, G.-D., Tsadimas, A., Dalakas, V., and Anagnostopoulos, D. 2016. Challenges in SysML model simulation, ACSIJ, Adv. Comp. Sci. 5, 4 (July 2016), no. 22.","journal-title":"Adv. Comp. Sci."},{"volume-title":"MIPRO 2010","author":"Stancescu S.","key":"e_1_3_2_1_12_1","unstructured":"Stancescu , S. , Neagoe , L. , Marinescu , R. , and Enoiu , E. P . 2010. A SysML model for code correction and detection systems . In MIPRO 2010 ( Opatija, Croatia). Stancescu, S., Neagoe, L., Marinescu, R., and Enoiu, E. P. 2010. A SysML model for code correction and detection systems. In MIPRO 2010 (Opatija, Croatia)."},{"key":"e_1_3_2_1_13_1","unstructured":"Sparx Systems. May 2010. Enterprise Architect - Code Engineering Using UML Models. www.sparxsystems.com\/downloads\/resources\/booklets\/uml_code_engineering.pdf  Sparx Systems. May 2010. Enterprise Architect - Code Engineering Using UML Models. www.sparxsystems.com\/downloads\/resources\/booklets\/uml_code_engineering.pdf"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.14257\/ijmue.2014.9.1.27"},{"key":"e_1_3_2_1_15_1","first-page":"13","article-title":"Further examination of conceptual representation of electrical concepts","volume":"6","author":"Al-Fedaghi S.","year":"2012","unstructured":"Al-Fedaghi , S. , and Aldahmeli , E. 2012 . Further examination of conceptual representation of electrical concepts . Int. J. Digit. Content Tech. Appl. 6 , 13 . Al-Fedaghi, S., and Aldahmeli, E. 2012. Further examination of conceptual representation of electrical concepts. Int. J. Digit. Content Tech. Appl. 6, 13.","journal-title":"Int. J. Digit. Content Tech. Appl."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.4156\/jdcta.vol6.issue10.20"},{"key":"e_1_3_2_1_17_1","first-page":"2","article-title":"Framework for managing the very large scale integration design process","volume":"9","author":"Al-Fedaghi S.","year":"2012","unstructured":"Al-Fedaghi , S. , and Al-Dwaisan , E. 2012 . Framework for managing the very large scale integration design process , Am. J. Appl. Sci. 9 , 2 . Al-Fedaghi, S., and Al-Dwaisan, E. 2012. Framework for managing the very large scale integration design process, Am. J. Appl. Sci. 9, 2.","journal-title":"Am. J. Appl. Sci."},{"key":"e_1_3_2_1_18_1","first-page":"2","article-title":"Conceptual understanding of computer program execution: application to C++","volume":"10","author":"Al-Fedaghi S.","year":"2013","unstructured":"Al-Fedaghi , S. 2013 . Conceptual understanding of computer program execution: application to C++ . Int. J. Comput. Sci. Issues 10 , 2 . Al-Fedaghi, S. 2013. Conceptual understanding of computer program execution: application to C++. Int. J. Comput. Sci. Issues 10, 2.","journal-title":"Int. J. Comput. Sci. Issues"},{"key":"e_1_3_2_1_19_1","volume-title":"International Conference On Computer & IT, 2015 International Electrical Engineering Congress","author":"Al-Fedaghi S.","year":"2015","unstructured":"Al-Fedaghi , S. , and Aljallal , N . 2015. Diagrammatic representation for Verilog . International Conference On Computer & IT, 2015 International Electrical Engineering Congress ( Phuket, Thailand, March 18--20 , 2015 ) iEECON. Al-Fedaghi, S., and Aljallal, N. 2015. Diagrammatic representation for Verilog. International Conference On Computer & IT, 2015 International Electrical Engineering Congress (Phuket, Thailand, March 18--20, 2015) iEECON."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2014.74"},{"key":"e_1_3_2_1_21_1","unstructured":"Fakhroutdinov K. Water Phases UML State Machine Diagram Example {blog posting}. http:\/\/www.uml-diagrams.org\/examples\/water-phase-uml-state-machine-diagram-example.html.  Fakhroutdinov K. Water Phases UML State Machine Diagram Example {blog posting}. http:\/\/www.uml-diagrams.org\/examples\/water-phase-uml-state-machine-diagram-example.html."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5121\/vlsic.2012.3202"}],"event":{"name":"ICC '17: Second International Conference on Internet of Things, Data and Cloud Computing","acronym":"ICC '17","location":"Cambridge United Kingdom"},"container-title":["Proceedings of the Second International Conference on Internet of things, Data and Cloud Computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3018896.3056779","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3018896.3056779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:55Z","timestamp":1750220635000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3018896.3056779"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,22]]},"references-count":21,"alternative-id":["10.1145\/3018896.3056779","10.1145\/3018896"],"URL":"https:\/\/doi.org\/10.1145\/3018896.3056779","relation":{},"subject":[],"published":{"date-parts":[[2017,3,22]]},"assertion":[{"value":"2017-03-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}