{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T18:15:25Z","timestamp":1759515325900,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,5,11]],"date-time":"2017-05-11T00:00:00Z","timestamp":1494460800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2017,11,30]]},"abstract":"<jats:p>We propose a novel approach to schedule memory requests in Mixed Criticality Systems (MCS). This approach supports an arbitrary number of criticality levels by enabling the MCS designer to specify memory requirements per task. It retains locality within large-size requests to satisfy memory requirements of all tasks. To achieve this target, we introduce a compact time-division-multiplexing scheduler, and a framework that constructs optimal schedules to manage requests to off-chip memory. We also present a static analysis that guarantees meeting requirements of all tasks. We compare the proposed controller against state-of-the-art memory controllers using both a case study and synthetic experiments.<\/jats:p>","DOI":"10.1145\/3019611","type":"journal-article","created":{"date-parts":[[2017,5,11]],"date-time":"2017-05-11T12:51:05Z","timestamp":1494507065000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["PMC"],"prefix":"10.1145","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5926-5861","authenticated-orcid":false,"given":"Mohamed","family":"Hassan","sequence":"first","affiliation":[{"name":"University of Waterloo, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiren","family":"Patel","sequence":"additional","affiliation":[{"name":"University of Waterloo, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rodolfo","family":"Pellizzoni","sequence":"additional","affiliation":[{"name":"University of Waterloo, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,5,11]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:TIME.0000027934.77900.22"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763145"},{"volume-title":"Memory Controllers for Real-Time Embedded Systems","author":"Akesson Benny","key":"e_1_2_1_3_1","unstructured":"Benny Akesson and Kees Goossens . 2011b. Memory Controllers for Real-Time Embedded Systems . Springer . Benny Akesson and Kees Goossens. 2011b. Memory Controllers for Real-Time Embedded Systems. Springer."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1927-3_1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2011.2123902"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.114"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2014.6910550"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2661635"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.118"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176609"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658989"},{"key":"e_1_2_1_13_1","volume-title":"International Workshop on Mixed Criticality Systems (WMC), RTSS","author":"Graydon Patrick","year":"2013","unstructured":"Patrick Graydon and Iain Bate . 2013 . Safety assurance driven problem formulation for mixed-criticality scheduling . International Workshop on Mixed Criticality Systems (WMC), RTSS (2013). Patrick Graydon and Iain Bate. 2013. Safety assurance driven problem formulation for mixed-criticality scheduling. International Workshop on Mixed Criticality Systems (WMC), RTSS (2013)."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461327"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0490"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108454"},{"key":"e_1_2_1_17_1","volume-title":"Kay","author":"Houck Christopher R.","year":"1995","unstructured":"Christopher R. Houck , Jeffery A. Joines , and Michael G . Kay . 1995 . A genetic algorithm for function optimization: A Matlab implementation. NCSU-IE TR ( 1995). Christopher R. Houck, Jeffery A. Joines, and Michael G. Kay. 1995. A genetic algorithm for function optimization: A Matlab implementation. NCSU-IE TR (1995)."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2014.23"},{"key":"e_1_2_1_20_1","unstructured":"JEDEC. 2010. JEDEC DDR3 SDRAM specifications JESD79-3E. Retrieved from http:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD79-3E.pdf.  JEDEC. 2010. JEDEC DDR3 SDRAM specifications JESD79-3E. Retrieved from http:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD79-3E.pdf."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108455"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"e_1_2_1_24_1","unstructured":"H. Kim J. Lee N. B. Lakshminarayana J. Lim and T. Pho. 2012. MacSim: Simulator for Heterogeneous Architecture. (2012).  H. Kim J. Lee N. B. Lakshminarayana J. Lim and T. Pho. 2012. MacSim: Simulator for Heterogeneous Architecture. (2012)."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.37"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.18"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2015.11.019"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"e_1_2_1_30_1","volume-title":"Characterization of the EEMBC benchmark suite","author":"Poovey Jason","year":"2007","unstructured":"Jason Poovey . 2007. Characterization of the EEMBC benchmark suite . North Carolina State University ( 2007 ). Jason Poovey. 2007. Characterization of the EEMBC benchmark suite. North Carolina State University (2007)."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839493"},{"volume-title":"IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ ISSS\u201911)","author":"Reineke Jan","key":"e_1_2_1_32_1","unstructured":"Jan Reineke , Isaac Liu , Hiren D. Patel , Sungjun Kim , and Edward A. Lee . 2011. PRET DRAM controller: Bank privatization for predictability and temporal isolation . In IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ ISSS\u201911) . Jan Reineke, Isaac Liu, Hiren D. Patel, Sungjun Kim, and Edward A. Lee. 2011. PRET DRAM controller: Bank privatization for predictability and temporal isolation. In IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ ISSS\u201911)."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/758480"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/CPSNA.2015.24"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2011.28"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3019611","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3019611","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:56Z","timestamp":1750220636000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3019611"}},"subtitle":["A Requirement-Aware DRAM Controller for Multicore Mixed Criticality Systems"],"short-title":[],"issued":{"date-parts":[[2017,5,11]]},"references-count":35,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,11,30]]}},"alternative-id":["10.1145\/3019611"],"URL":"https:\/\/doi.org\/10.1145\/3019611","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2017,5,11]]},"assertion":[{"value":"2016-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-05-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}