{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T19:01:26Z","timestamp":1769194886153,"version":"3.49.0"},"reference-count":49,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2017,4,21]],"date-time":"2017-04-21T00:00:00Z","timestamp":1492732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2017,7,31]]},"abstract":"<jats:p>FinFETs have emerged as a promising replacement for planar CMOS devices in sub-20nm technology nodes. However, based on the temperature effect inversion (TEI) phenomenon observed in FinFET devices, the delay characteristics of FinFET circuits in sub-, near-, and superthreshold voltage regimes may be fundamentally different from those of CMOS circuits with nominal voltage operation. For example, FinFET circuits may run faster in higher temperatures. Therefore, the existing CMOS-based and TEI-unaware dynamic power and thermal management techniques would not be applicable. In this article, we present TEI-power, a dynamic voltage and frequency scaling--based dynamic thermal management technique that considers the TEI phenomenon and also the superlinear dependencies of power consumption components on the temperature and outlines a real-time trade-off between delay and power consumption as a function of the chip temperature to provide significant energy savings, with no performance penalty\u2014namely, up to 42% energy savings for small circuits where the logic cell delay is dominant and up to 36% energy savings for larger circuits where the interconnect delay is considerable.<\/jats:p>","DOI":"10.1145\/3019941","type":"journal-article","created":{"date-parts":[[2017,4,21]],"date-time":"2017-04-21T12:51:10Z","timestamp":1492779070000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["TEI-power"],"prefix":"10.1145","volume":"22","author":[{"given":"Woojoo","family":"Lee","sequence":"first","affiliation":[{"name":"Myongji University, Yongin, Korea"}]},{"given":"Kyuseung","family":"Han","sequence":"additional","affiliation":[{"name":"Electronics and Telecommunications Research Institute, Deajeon, Korea"}]},{"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[{"name":"Syracuse University, NY"}]},{"given":"Tiansong","family":"Cui","sequence":"additional","affiliation":[{"name":"University of Southern California, LA, CA"}]},{"given":"Shahin","family":"Nazarian","sequence":"additional","affiliation":[{"name":"University of Southern California, LA, CA"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[{"name":"University of Southern California, LA, CA"}]}],"member":"320","published-online":{"date-parts":[[2017,4,21]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.673643"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847944"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597214"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the International Conference on Electronics, Circuits, and Systems. 285--288","author":"Ashoueil M.","unstructured":"M. Ashoueil , H. Luijmes , J. Stuijt , and J. Huisken . 2010. Novel wide voltage range level shifter for near-threshold designs . In Proceedings of the International Conference on Electronics, Circuits, and Systems. 285--288 . M. Ashoueil, H. Luijmes, J. Stuijt, and J. Huisken. 2010. Novel wide voltage range level shifter for near-threshold designs. In Proceedings of the International Conference on Electronics, Circuits, and Systems. 285--288."},{"key":"e_1_2_1_5_1","volume-title":"Circuits","author":"Bakoglu H. B.","unstructured":"H. B. Bakoglu . 1990. Circuits , Interconnections and Packaging for VLSI. Addison-Wesley . H. B. Bakoglu. 1990. Circuits, Interconnections and Packaging for VLSI. Addison-Wesley."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the Asia South Pacific Conference on Design Automation. 237--242","author":"Bansal A.","unstructured":"A. Bansal , M. Meterelliyoz , S. Singh , J. H. Choi , J. Murthy , and K. Roy . 2006. Compact thermal models for estimation of temperature-dependent power\/performance in FinFET technology . In Proceedings of the Asia South Pacific Conference on Design Automation. 237--242 . A. Bansal, M. Meterelliyoz, S. Singh, J. H. Choi, J. Murthy, and K. Roy. 2006. Compact thermal models for estimation of temperature-dependent power\/performance in FinFET technology. In Proceedings of the Asia South Pacific Conference on Design Automation. 237--242."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372611"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393978"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366116"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the International Symposium on Circuits and Systems. 133--136","author":"Chang M.-H.","year":"2013","unstructured":"M.-H. Chang , S.-Y. Lin , P.-C. Wu , O. Zakoretska , C.-T. Chuang , K.-N. Chen , C.-C. Wang , 2013 . Near-\/Sub-Vth process, voltage, and temperature (PVT) sensors with dynamic voltage selection . In Proceedings of the International Symposium on Circuits and Systems. 133--136 . M.-H. Chang, S.-Y. Lin, P.-C. Wu, O. Zakoretska, C.-T. Chuang, K.-N. Chen, C.-C. Wang, et al. 2013. Near-\/Sub-Vth process, voltage, and temperature (PVT) sensors with dynamic voltage selection. In Proceedings of the International Symposium on Circuits and Systems. 133--136."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2200171"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742093"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.65707"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/81.933328"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1231956.1231976"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.918235"},{"key":"e_1_2_1_22_1","unstructured":"ITRS. 2013. International Technology Roadmap for Semiconductors. Available at http:\/\/www.itrs2.net\/2013-itrs.html.  ITRS. 2013. International Technology Roadmap for Semiconductors. Available at http:\/\/www.itrs2.net\/2013-itrs.html."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176932"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681641"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630038"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391657"},{"key":"e_1_2_1_27_1","volume-title":"Principles of Electronic Materials and Devices","author":"Kasap S. O.","unstructured":"S. O. Kasap . 2006. Principles of Electronic Materials and Devices ( 3 rd ed.). Mc-Graw-Hill . S. O. Kasap. 2006. Principles of Electronic Materials and Devices (3rd ed.). Mc-Graw-Hill.","edition":"3"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894605"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2260569"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627608"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2396998"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850860"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.494206"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364517"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.117"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954689"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"e_1_2_1_39_1","unstructured":"PTM. 2011. Predictive Technology Model. Available at http:\/\/ptm.asu.edu.  PTM. 2011. Predictive Technology Model. Available at http:\/\/ptm.asu.edu."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654219"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228807"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2052059"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2008.5393513"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065709"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131494"},{"key":"e_1_2_1_47_1","unstructured":"N. Weste and D. Harris. 2010. CMOSVLSI Design: A Circuits and Systems Perspective (4th ed.). Addison-Wesley.  N. Weste and D. Harris. 2010. CMOSVLSI Design: A Circuits and Systems Perspective (4th ed.). Addison-Wesley."},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691125"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293886"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007564"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3019941","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3019941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:03:46Z","timestamp":1750215826000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3019941"}},"subtitle":["Temperature Effect Inversion--Aware Dynamic Thermal Management"],"short-title":[],"issued":{"date-parts":[[2017,4,21]]},"references-count":49,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,7,31]]}},"alternative-id":["10.1145\/3019941"],"URL":"https:\/\/doi.org\/10.1145\/3019941","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4,21]]},"assertion":[{"value":"2016-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-04-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}