{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:36:44Z","timestamp":1768030604387,"version":"3.49.0"},"reference-count":49,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2017,3,6]],"date-time":"2017-03-06T00:00:00Z","timestamp":1488758400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100006280","name":"Spanish Ministry of Science and Technology","doi-asserted-by":"crossref","award":["TIN2015-65316-P"],"award-info":[{"award-number":["TIN2015-65316-P"]}],"id":[{"id":"10.13039\/501100006280","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Collaboration Agreement between Samsung Electronics Co., Ltd."},{"name":"BSC, Spanish Government through Severo Ochoa programme","award":["SEV-2015-0493"],"award-info":[{"award-number":["SEV-2015-0493"]}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"crossref","award":["2014-SGR-1051 and 2014-SGR-1272"],"award-info":[{"award-number":["2014-SGR-1051 and 2014-SGR-1272"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Darko Zivanovic holds the Severo Ochoa","award":["SVP-2014-068501"],"award-info":[{"award-number":["SVP-2014-068501"]}]},{"name":"Ministry of Economy and Competitiveness of Spain"},{"name":"European Union\u2019s Horizon 2020 research and innovation programme under ExaNoDe","award":["671578"],"award-info":[{"award-number":["671578"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2017,3,31]]},"abstract":"<jats:p>An important aspect of High-Performance Computing (HPC) system design is the choice of main memory capacity. This choice becomes increasingly important now that 3D-stacked memories are entering the market. Compared with conventional Dual In-line Memory Modules (DIMMs), 3D memory chiplets provide better performance and energy efficiency but lower memory capacities. Therefore, the adoption of 3D-stacked memories in the HPC domain depends on whether we can find use cases that require much less memory than is available now.<\/jats:p>\n          <jats:p>This study analyzes the memory capacity requirements of important HPC benchmarks and applications. We find that the High-Performance Conjugate Gradients (HPCG) benchmark could be an important success story for 3D-stacked memories in HPC, but High-Performance Linpack (HPL) is likely to be constrained by 3D memory capacity. The study also emphasizes that the analysis of memory footprints of production HPC applications is complex and that it requires an understanding of application scalability and target category, i.e., whether the users target capability or capacity computing. The results show that most of the HPC applications under study have per-core memory footprints in the range of hundreds of megabytes, but we also detect applications and use cases that require gigabytes per core. Overall, the study identifies the HPC applications and use cases with memory footprints that could be provided by 3D-stacked memory chiplets, making a first step toward adoption of this novel technology in the HPC domain.<\/jats:p>","DOI":"10.1145\/3023362","type":"journal-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:12:04Z","timestamp":1488913924000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["Main Memory in HPC"],"prefix":"10.1145","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2335-0006","authenticated-orcid":false,"given":"Darko","family":"Zivanovic","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]},{"given":"Milan","family":"Pavlovic","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]},{"given":"Milan","family":"Radulovic","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]},{"given":"Hyunsung","family":"Shin","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd., Memory Division, Gyeonggi-do, Korea"}]},{"given":"Jongpil","family":"Son","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd., Memory Division, Gyeonggi-do, Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0514-3767","authenticated-orcid":false,"given":"Sally A.","family":"Mckee","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, G\u00f6teborg, Sweden"}]},{"given":"Paul M.","family":"Carpenter","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Barcelona, Spain"}]},{"given":"Petar","family":"Radojkovi\u0107","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Barcelona, Spain"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2017,3,6]]},"reference":[{"key":"e_1_2_2_1_1","volume-title":"Joseph James Gebis, Parry Husbands, Kurt Keutzer, David A. Patterson, William Lester Plishker, John Shalf, Samuel Webb Williams, and Katherine A. Yelick.","author":"Asanovic Krste","year":"2006"},{"key":"e_1_2_2_2_1","volume-title":"Wright","author":"Atkins Daniel E.","year":"2003"},{"key":"e_1_2_2_4_1","volume-title":"Extrae User Guide Manual for Version 2.5.1","author":"Barcelona Supercomputing Center"},{"key":"e_1_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.24"},{"key":"e_1_2_2_7_1","unstructured":"Mark Bull. 2013. PRACE-2IP: D7.4 unified european applications benchmark suite final. (2013).  Mark Bull. 2013. PRACE-2IP: D7.4 unified european applications benchmark suite final. (2013)."},{"key":"e_1_2_2_8_1","volume-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC).","author":"Cantalupo Chris","year":"2015"},{"key":"e_1_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"e_1_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"e_1_2_2_11_1","unstructured":"Jack Dongarra Michael Heroux and Piotr Luszczek. 2016. The HPCG Benchmark. Retrieved from http:\/\/www.hpcg-benchmark.org\/.  Jack Dongarra Michael Heroux and Piotr Luszczek. 2016. The HPCG Benchmark. Retrieved from http:\/\/www.hpcg-benchmark.org\/."},{"key":"e_1_2_2_13_1","volume-title":"Proceedings of the International Supercomputing Conference (ISC).","author":"Dongarra Jack J."},{"key":"e_1_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.728"},{"key":"e_1_2_2_15_1","volume-title":"ETP4HPC Strategic Research Agenda Achieving HPC Leadership in Europe. (June","author":"HPC.","year":"2013"},{"key":"e_1_2_2_16_1","unstructured":"Hybrid Memory Cube Consortium. 2014. Hybrid Memory Cube Specification 2.0. Retrieved from http:\/\/www.hybridmemorycube.org\/specification-v2-download-form\/.  Hybrid Memory Cube Consortium. 2014. Hybrid Memory Cube Specification 2.0. Retrieved from http:\/\/www.hybridmemorycube.org\/specification-v2-download-form\/."},{"key":"e_1_2_2_17_1","volume-title":"Intel VTune Amplifier","year":"2016"},{"key":"e_1_2_2_18_1","unstructured":"Intel. 2016b. The memkind library. Retrieved from http:\/\/memkind.github.io\/memkind\/.  Intel. 2016b. The memkind library. Retrieved from http:\/\/memkind.github.io\/memkind\/."},{"key":"e_1_2_2_19_1","unstructured":"JEDEC Solid State Technology Association. 2013. High Bandwidth Memory (HBM) DRAM. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235. (Oct. 2013).  JEDEC Solid State Technology Association. 2013. High Bandwidth Memory (HBM) DRAM. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235. (Oct. 2013)."},{"key":"e_1_2_2_20_1","volume-title":"Intel Xeon Phi Processor High Performance Programming: Knights Landing Edition","author":"Jeffers James","edition":"2"},{"key":"e_1_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2007.92"},{"key":"e_1_2_2_23_1","volume-title":"Dongarra","author":"Luszczek Piotr","year":"2005"},{"key":"e_1_2_2_24_1","volume-title":"Glass","author":"Marjanovi\u0107 Vladimir","year":"2014"},{"key":"e_1_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"e_1_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302741"},{"key":"e_1_2_2_27_1","volume-title":"Introducing the Graph 500","author":"Murphy Richard","year":"2010"},{"key":"e_1_2_2_28_1","volume-title":"Large Scale Computing and Storage Requirements for High Energy Physics: Target","author":"NERSC.","year":"2017"},{"key":"e_1_2_2_29_1","volume-title":"Large Scale Computing and Storage Requirements for Biological and Environmental Science: Target","author":"NERSC.","year":"2017"},{"key":"e_1_2_2_30_1","volume-title":"High Performance Computing and Storage Requirements for Basic Energy Sciences: Target","author":"NERSC.","year":"2017"},{"key":"e_1_2_2_31_1","volume-title":"Large Scale Computing and Storage Requirements for Fusion Energy Sciences: Target","author":"NERSC.","year":"2017"},{"key":"e_1_2_2_32_1","volume-title":"High Performance Computing and Storage Requirements for Nuclear Physics: Target","author":"NERSC.","year":"2017"},{"key":"e_1_2_2_33_1","volume-title":"Large Scale Computing and Storage Requirements for Advanced Scientific Computing Research: Target","author":"NERSC.","year":"2017"},{"key":"e_1_2_2_34_1","volume-title":"Proceedings of the International Supercomputing Conference (ISC).","author":"Newburn Chris J.","year":"2015"},{"key":"e_1_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.82"},{"key":"e_1_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114176"},{"key":"e_1_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/2820282.2820333"},{"key":"e_1_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964230"},{"key":"e_1_2_2_39_1","unstructured":"Antoine Petitet Clint Whaley Jack Dongarra Andy Cleary and Piotr Luszczek. 2012. HPL - A Portable Implementation of the High-Performance Linpack Benchmark for Distributed-Memory Computers. Retrieved from http:\/\/www.netlib.org\/benchmark\/hpl\/.  Antoine Petitet Clint Whaley Jack Dongarra Andy Cleary and Piotr Luszczek. 2012. HPL - A Portable Implementation of the High-Performance Linpack Benchmark for Distributed-Memory Computers. Retrieved from http:\/\/www.netlib.org\/benchmark\/hpl\/."},{"key":"e_1_2_2_40_1","unstructured":"PRACE. 2013. Unified European Applications Benchmark Suite. www.prace-ri.eu\/ueabs\/. (2013).  PRACE. 2013. Unified European Applications Benchmark Suite. www.prace-ri.eu\/ueabs\/. (2013)."},{"key":"e_1_2_2_41_1","unstructured":"PRACE. 2016. Prace Research Infrastructure. http:\/\/www.prace-ri.eu. (2016).  PRACE. 2016. Prace Research Infrastructure. http:\/\/www.prace-ri.eu. (2016)."},{"key":"e_1_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818955"},{"key":"e_1_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"e_1_2_2_44_1","volume-title":"International Symposium on Microarchitecture (MICRO). (Dec.","author":"Sodani Avinash","year":"2011"},{"key":"e_1_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_2_2_46_1","volume-title":"SPEC MPI2007","author":"SPEC.","year":"2015"},{"key":"e_1_2_2_47_1","volume-title":"SPEC OMP2012","author":"SPEC.","year":"2015"},{"key":"e_1_2_2_48_1","unstructured":"Rick Stevens Andy White Pete Beckman Ray Bair-ANL Jim Hack Jeff Nichols Al GeistORNL Horst Simon Kathy Yelick John Shalf-LBNL Steve Ashby Moe Khaleel-PNNL Michel McCoy Mark Seager Brent Gorda-LLNL John Morrison Cheryl Wampler-LANL James Peery Sudip Dosanjh Jim Ang-SNL Jim Davenport Tom Schlagel BNL Fred Johnson and Paul Messina. 2010. A Decadal DOE Plan for Providing Exascale Applications and Technologies for DOE Mission Needs. Presentation at Advanced Simulation and Computing Principal Investigators Meeting.  Rick Stevens Andy White Pete Beckman Ray Bair-ANL Jim Hack Jeff Nichols Al GeistORNL Horst Simon Kathy Yelick John Shalf-LBNL Steve Ashby Moe Khaleel-PNNL Michel McCoy Mark Seager Brent Gorda-LLNL John Morrison Cheryl Wampler-LANL James Peery Sudip Dosanjh Jim Ang-SNL Jim Davenport Tom Schlagel BNL Fred Johnson and Paul Messina. 2010. A Decadal DOE Plan for Providing Exascale Applications and Technologies for DOE Mission Needs. Presentation at Advanced Simulation and Computing Principal Investigators Meeting."},{"key":"e_1_2_2_49_1","unstructured":"Erich Strohmaier Jack Dongarra Horst Simon Martin Meuer and Hans Meuer. 2015. TOP500 List. Retrieved from http:\/\/www.top500.org\/.  Erich Strohmaier Jack Dongarra Horst Simon Martin Meuer and Hans Meuer. 2015. TOP500 List. Retrieved from http:\/\/www.top500.org\/."},{"key":"e_1_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331573"},{"key":"e_1_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_2_2_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989083"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3023362","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3023362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:17Z","timestamp":1750218617000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3023362"}},"subtitle":["Do We Need More or Could We Live with Less?"],"short-title":[],"issued":{"date-parts":[[2017,3,6]]},"references-count":49,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,3,31]]}},"alternative-id":["10.1145\/3023362"],"URL":"https:\/\/doi.org\/10.1145\/3023362","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3,6]]},"assertion":[{"value":"2016-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-03-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}