{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T15:54:53Z","timestamp":1783007693753,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T00:00:00Z","timestamp":1490140800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Commission Horizon 2020","award":["grant #645622"],"award-info":[{"award-number":["grant #645622"]}]},{"name":"Blavatnik Interdisciplinary Cyber Research Center"},{"name":"Helmholtz Research School on Security Technologies"},{"name":"ISRAEL SCIENCE FOUNDATION","award":["grant No. 1018\/16"],"award-info":[{"award-number":["grant No. 1018\/16"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,3,22]]},"DOI":"10.1145\/3029806.3029836","type":"proceedings-article","created":{"date-parts":[[2017,3,20]],"date-time":"2017-03-20T12:34:59Z","timestamp":1490013299000},"page":"197-204","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Fault Attacks on Encrypted General Purpose Compute Platforms"],"prefix":"10.1145","author":[{"given":"Robert","family":"Buhren","sequence":"first","affiliation":[{"name":"Technical University of Berlin, Berlin, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shay","family":"Gueron","sequence":"additional","affiliation":[{"name":"University of Haifa & Intel Corporation, Israel, Israel"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jan","family":"Nordholz","sequence":"additional","affiliation":[{"name":"Technical University of Berlin, Berlin, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Pierre","family":"Seifert","sequence":"additional","affiliation":[{"name":"Technical University of Berlin, Berlin, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Julian","family":"Vetter","sequence":"additional","affiliation":[{"name":"Technical University of Berlin, Berlin, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,3,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices Inc. AMD I\/O Virtualization Technology (IOMMU) Specification February 2015.  Advanced Micro Devices Inc. AMD I\/O Virtualization Technology (IOMMU) Specification February 2015."},{"key":"e_1_3_2_1_2_1","volume-title":"April","author":"AMD.","year":"2016","unstructured":"AMD. AMD64 Architecture Programmer's Manual Volume 2: System Programming , April 2016 . AMD. AMD64 Architecture Programmer's Manual Volume 2: System Programming, April 2016."},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of CanSecWest","author":"Becher M.","year":"2005","unstructured":"M. Becher , M. Dornseif , and C. N. Klein . FireWire: all your memory are belong to us . Proceedings of CanSecWest , 2005 . M. Becher, M. Dornseif, and C. N. Klein. FireWire: all your memory are belong to us. Proceedings of CanSecWest, 2005."},{"key":"e_1_3_2_1_4_1","first-page":"92","volume-title":"EUROCRYPT'94","author":"Bellare M.","year":"1994","unstructured":"M. Bellare and P. Rogaway . Optimal asymmetric encryption . In EUROCRYPT'94 , pages 92 -- 111 . Springer , 1994 . M. Bellare and P. Rogaway. Optimal asymmetric encryption. In EUROCRYPT'94, pages 92--111. Springer, 1994."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1754495.1754541"},{"key":"e_1_3_2_1_6_1","volume-title":"Ruxcon, page 3","author":"Boileau A.","year":"2006","unstructured":"A. Boileau . Hit by a bus: Physical access attacks with Firewire. Presentation , Ruxcon, page 3 , 2006 . A. Boileau. Hit by a bus: Physical access attacks with Firewire. Presentation, Ruxcon, page 3, 2006."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1754542.1754548"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000086"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694380"},{"key":"e_1_3_2_1_10_1","volume-title":"PacSec","author":"Dornseif M.","year":"2004","unstructured":"M. Dornseif . 0wned by an ipod. Presentation , PacSec , 2004 . M. Dornseif. 0wned by an ipod. Presentation, PacSec, 2004."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1007\/978-3-540-45203-4_23","volume-title":"Applied Cryptography and Network Security","author":"Dusart P.","year":"2003","unstructured":"P. Dusart , G. Letourneux , and O. Vivolo . Differential fault analysis on aes . In Applied Cryptography and Network Security , pages 293 -- 306 . Springer , 2003 . P. Dusart, G. Letourneux, and O. Vivolo. Differential fault analysis on aes. In Applied Cryptography and Network Security, pages 293--306. Springer, 2003."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01004-0_1"},{"key":"e_1_3_2_1_13_1","first-page":"897","volume-title":"24th USENIX Security","author":"Gruss D.","year":"2015","unstructured":"D. Gruss , R. Spreitzer , and S. Mangard . Cache template attacks: Automating attacks on inclusive last-level caches . In 24th USENIX Security , pages 897 -- 912 , 2015 . D. Gruss, R. Spreitzer, and S. Mangard. Cache template attacks: Automating attacks on inclusive last-level caches. In 24th USENIX Security, pages 897--912, 2015."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506429"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2566673"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_1_17_1","volume-title":"October","author":"Intel Corporation","year":"2014","unstructured":"Intel Corporation . Intel Virtualization Technology for Directed I\/O , October 2014 . Intel Corporation. Intel Virtualization Technology for Directed I\/O, October 2014."},{"key":"e_1_3_2_1_18_1","volume-title":"Whitepaper","author":"Intel Corporation","year":"2015","unstructured":"Intel Corporation . Improving Real-Time Performance by Utilizing Cache Allocation Technology Enhancing Performance via Allocation of the Processor's Cache . Whitepaper , April 2015 . Intel Corporation. Improving Real-Time Performance by Utilizing Cache Allocation Technology Enhancing Performance via Allocation of the Processor's Cache. Whitepaper, April 2015."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2012.19"},{"key":"e_1_3_2_1_20_1","volume-title":"April","author":"Kaplan D.","year":"2016","unstructured":"D. Kaplan , J. Powell , and T. Woller . White Paper AMD Memory Encryption , April 2016 . D. Kaplan, J. Powell, and T. Woller. White Paper AMD Memory Encryption, April 2016."},{"key":"e_1_3_2_1_21_1","volume-title":"January","author":"Koch W.","year":"2016","unstructured":"W. Koch . The GNU Privacy Guard , January 2016 . https:\/\/www.gnupg.org\/. W. Koch. The GNU Privacy Guard, January 2016. https:\/\/www.gnupg.org\/."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.78"},{"key":"e_1_3_2_1_23_1","first-page":"30","article-title":"Performance analysis guide for intel core i7 processor and intel xeon 5500 processors","author":"Levinthal D.","year":"2009","unstructured":"D. Levinthal . Performance analysis guide for intel core i7 processor and intel xeon 5500 processors . Intel Performance Analysis Guide , 30 , 2009 . D. Levinthal. Performance analysis guide for intel core i7 processor and intel xeon 5500 processors. Intel Performance Analysis Guide, 30, 2009.","journal-title":"Intel Performance Analysis Guide"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_25_1","volume-title":"April","author":"Maartmann-Moe C.","year":"2016","unstructured":"C. Maartmann-Moe . Inception. http:\/\/www.breaknenter.org\/projects\/inception\/ , April 2016 . Accessed : 2016-04--26. C. Maartmann-Moe. Inception. http:\/\/www.breaknenter.org\/projects\/inception\/, April 2016. Accessed: 2016-04--26."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2028067.2028084"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1007\/978-3-642-38980-1_23","volume-title":"Applied Cryptography and Network Security","author":"M\u00fcller T.","year":"2013","unstructured":"T. M\u00fcller and M. Spreitzenbarth . Frost . In Applied Cryptography and Network Security , pages 373 -- 388 . Springer , 2013 . T. M\u00fcller and M. Spreitzenbarth. Frost. In Applied Cryptography and Network Security, pages 373--388. Springer, 2013."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_30_1","volume-title":"The feasibility of memory encryption and authentication","author":"Owen D.","year":"2013","unstructured":"D. Owen Jr . The feasibility of memory encryption and authentication . 2013 . D. Owen Jr. The feasibility of memory encryption and authentication. 2013."},{"key":"e_1_3_2_1_31_1","volume-title":"Black Hat USA","author":"Sevinsky R.","year":"2013","unstructured":"R. Sevinsky . Funderbolt : Adventures in Thunderbolt DMA Attacks . Black Hat USA , 2013 . R. Sevinsky. Funderbolt: Adventures in Thunderbolt DMA Attacks. Black Hat USA, 2013."},{"key":"e_1_3_2_1_32_1","volume-title":"Invisible Things Lab","author":"Wojtczuk R.","year":"2008","unstructured":"R. Wojtczuk , J. Rutkowska , and A. Tereshkin . Xen 0wning trilogy . Invisible Things Lab , 2008 . R. Wojtczuk, J. Rutkowska, and A. Tereshkin. Xen 0wning trilogy. Invisible Things Lab, 2008."},{"key":"e_1_3_2_1_33_1","first-page":"719","volume-title":"23rd USENIX Security","author":"Yarom Y.","year":"2014","unstructured":"Y. Yarom and K. Falkner . Flush+reload: a high resolution, low noise, L3 cache side-channel attack . In 23rd USENIX Security , pages 719 -- 732 , 2014 . Y. Yarom and K. Falkner. Flush+reload: a high resolution, low noise, L3 cache side-channel attack. In 23rd USENIX Security, pages 719--732, 2014."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516661"}],"event":{"name":"CODASPY '17: Seventh ACM Conference on Data and Application Security and Privacy","location":"Scottsdale Arizona USA","acronym":"CODASPY '17","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the Seventh ACM on Conference on Data and Application Security and Privacy"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3029806.3029836","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3029806.3029836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:29Z","timestamp":1750218629000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3029806.3029836"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,22]]},"references-count":34,"alternative-id":["10.1145\/3029806.3029836","10.1145\/3029806"],"URL":"https:\/\/doi.org\/10.1145\/3029806.3029836","relation":{},"subject":[],"published":{"date-parts":[[2017,3,22]]},"assertion":[{"value":"2017-03-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}