{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:41:42Z","timestamp":1761324102925,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,4,17]],"date-time":"2017-04-17T00:00:00Z","timestamp":1492387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["01IH13001"],"award-info":[{"award-number":["01IH13001"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007601","name":"Horizon 2020","doi-asserted-by":"publisher","award":["671657"],"award-info":[{"award-number":["671657"]}],"id":[{"id":"10.13039\/501100007601","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,4,17]]},"DOI":"10.1145\/3030207.3030223","type":"proceedings-article","created":{"date-parts":[[2017,4,18]],"date-time":"2017-04-18T18:42:28Z","timestamp":1492540948000},"page":"27-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Detecting Memory-Boundedness with Hardware Performance Counters"],"prefix":"10.1145","author":[{"given":"Daniel","family":"Molka","sequence":"first","affiliation":[{"name":"Center for Information Services and High Performance Computing, Dresden, Germany"}]},{"given":"Robert","family":"Sch\u00f6ne","sequence":"additional","affiliation":[{"name":"Center for Information Services and High Performance Computing, Dresden, Germany"}]},{"given":"Daniel","family":"Hackenberg","sequence":"additional","affiliation":[{"name":"Center for Information Services and High Performance Computing, Dresden, Germany"}]},{"given":"Wolfgang E.","family":"Nagel","sequence":"additional","affiliation":[{"name":"Center for Information Services and High Performance Computing, Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2017,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1553"},{"key":"e_1_3_2_1_2_1","first-page":"14","article-title":"Publication # 42301","volume":"3","author":"Kernel Developer's MD.","year":"2013","journal-title":"Revision"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279363"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353522.1353531"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557170"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Intel. An Introduction to the IntelR\u00a9 QuickPath Interconnect 1 2009. Intel. An Introduction to the IntelR\u00a9 QuickPath Interconnect 1 2009.","DOI":"10.1109\/HOTCHIPS.2009.7478336"},{"key":"e_1_3_2_1_8_1","first-page":"331051","author":"XeonR\u00a9 R\u00a9","year":"2015","journal-title":"Document Number"},{"key":"e_1_3_2_1_9_1","unstructured":"Intel. IntelR\u00a9 XeonR\u00a9 Processor E5 v3 Product Families - Specification Update 8 2015. Reference Number: 330785-009US Revision 009. Intel. IntelR\u00a9 XeonR\u00a9 Processor E5 v3 Product Families - Specification Update 8 2015. Reference Number: 330785-009US Revision 009."},{"key":"e_1_3_2_1_10_1","first-page":"248966","author":"Architectures Optimization Reference Manual R\u00a9","year":"2016","journal-title":"Order Number"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel. Intel R\u00a9 64 and IA-32 Architectures Software Developer's Manual Combined Volumes 1 2A 2B 2C 3A 3B and 3C Apr 2016. Order Number: 325462-058US. Intel. Intel R\u00a9 64 and IA-32 Architectures Software Developer's Manual Combined Volumes 1 2A 2B 2C 3A 3B and 3C Apr 2016. Order Number: 325462-058US."},{"volume-title":"International Workshop on Parallel Tools for High Performance Computing.","year":"2012","author":"Kn\u00fcscalasca A.","key":"e_1_3_2_1_12_1"},{"volume-title":"Intel","year":"2009","author":"Levinthal D.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.3.383"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1987816.1987832"},{"volume-title":"Technische Universit\u00e4t Dresden","year":"2017","author":"Molka D.","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2618128.2618129"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2015.83"},{"volume-title":"High Performance Computing for Computational Science (VECPAR","year":"2004","author":"L.","key":"e_1_3_2_1_19_1"},{"volume-title":"Universit\u00e9 de Versailles","year":"2015","author":"Palomares V.","key":"e_1_3_2_1_20_1"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-013-0243-7"},{"volume-title":"USENIX conference on Power-Aware Computing and Systems (HotPower)","year":"2012","author":"Sch\u00f6ne R.","key":"e_1_3_2_1_22_1"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008552"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11261-4"},{"volume-title":"Euro-Par 2012: Parallel Processing Workshops.","year":"2013","author":"Treibig J.","key":"e_1_3_2_1_25_1"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254791"}],"event":{"name":"ICPE '17: ACM\/SPEC International Conference on Performance Engineering","sponsor":["SIGMETRICS ACM Special Interest Group on Measurement and Evaluation","SIGSOFT ACM Special Interest Group on Software Engineering","SPEC SPEC Research Group"],"location":"L'Aquila Italy","acronym":"ICPE '17"},"container-title":["Proceedings of the 8th ACM\/SPEC on International Conference on Performance Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3030207.3030223","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3030207.3030223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:13Z","timestamp":1750220653000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3030207.3030223"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,17]]},"references-count":27,"alternative-id":["10.1145\/3030207.3030223","10.1145\/3030207"],"URL":"https:\/\/doi.org\/10.1145\/3030207.3030223","relation":{},"subject":[],"published":{"date-parts":[[2017,4,17]]},"assertion":[{"value":"2017-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}