{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:44Z","timestamp":1750306184198,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,12,17]],"date-time":"2016-12-17T00:00:00Z","timestamp":1481932800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,12,17]]},"DOI":"10.1145\/3033288.3033335","type":"proceedings-article","created":{"date-parts":[[2017,4,7]],"date-time":"2017-04-07T12:30:32Z","timestamp":1491568232000},"page":"193-197","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Data-Space Relocation to Improve Data Cache Performance for Embedded Multi-threaded Processor Systems"],"prefix":"10.1145","author":[{"given":"Mahanama","family":"Wickramasinghe","sequence":"first","affiliation":[{"name":"School of Computer Science and Engineering, The University of New South Wales, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Guo","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, The University of New South Wales, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,12,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357119"},{"key":"e_1_3_2_1_2_1","first-page":"199","volume-title":"Mesle- h, Innovations and Advances in Computer","author":"AbuZaher M.","year":"2013","unstructured":"M. AbuZaher , B. Alayoubi , B. Alefeshat , and A. Mesle- h, Innovations and Advances in Computer , Informa- tion, Systems Sciences, and Engineering, ch. Dynamic Cache Miss-Rate Reduction , pp. 199 -- 204 . New York, NY : Springer New York , 2013 . M. AbuZaher, B. Alayoubi, B. Alefeshat, and A. Mesle- h, Innovations and Advances in Computer, Informa- tion, Systems Sciences, and Engineering, ch. Dynamic Cache Miss-Rate Reduction, pp. 199--204. New York, NY: Springer New York, 2013."},{"key":"e_1_3_2_1_3_1","first-page":"206","volume-title":"Cache prefetching and speculation on multi-threaded processors,\" in Proceedings of 2013 IEEE Pacific Rim Conference on Communica- tions, Computers and Signal Processing (PACRIM), p-","author":"Ono T.","year":"2013","unstructured":"T. Ono and M. R. Greenstreet , \" Cache prefetching and speculation on multi-threaded processors,\" in Proceedings of 2013 IEEE Pacific Rim Conference on Communica- tions, Computers and Signal Processing (PACRIM), p- p. 206 -- 211 , Aug 2013 . T. Ono and M. R. Greenstreet, \"Cache prefetching and speculation on multi-threaded processors,\" in Proceedings of 2013 IEEE Pacific Rim Conference on Communica- tions, Computers and Signal Processing (PACRIM), p- p. 206--211, Aug 2013."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1145884.1145889"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/291006.291036"},{"key":"e_1_3_2_1_6_1","first-page":"322","volume-title":"Improving cache behavior of dynamically allocated data structures,\" in Proceedings of the 1998 International Conference on Par- allel Architectures and Compilation Techniques","author":"Truong D. N.","year":"1998","unstructured":"D. N. Truong , F. Bodin , and A. Seznec , \" Improving cache behavior of dynamically allocated data structures,\" in Proceedings of the 1998 International Conference on Par- allel Architectures and Compilation Techniques ., pp. 322 -- 329 , Oct 1998 . D. N. Truong, F. Bodin, and A. Seznec, \"Improving cache behavior of dynamically allocated data structures,\" in Proceedings of the 1998 International Conference on Par- allel Architectures and Compilation Techniques., pp. 322-- 329, Oct 1998."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/301631.301633"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/353926.353937"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Automation and Test in Europe, 2006. DATE '06.","volume":"1","author":"Shin K.","year":"2006","unstructured":"K. Shin , J. Kim , S. Kim , and H. Han , \" Restructuring field layouts for embedded memory systems,\" in Proceedings of Design , Automation and Test in Europe, 2006. DATE '06. , vol. 1 , pp. 1 -- 6 , March 2006 . K. Shin, J. Kim, S. Kim, and H. Han, \"Restructuring field layouts for embedded memory systems,\" in Proceedings of Design, Automation and Test in Europe, 2006. DATE '06., vol. 1, pp. 1--6, March 2006."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/643470.643474"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806651.1806670"},{"key":"e_1_3_2_1_12_1","unstructured":"M. C. Golumbic Algorithmic Graph Theory and Perfect Graphs (Annals of Discrete Mathematics Vol 57) ch. Graph Theoretic Foundations.  M. C. Golumbic Algorithmic Graph Theory and Perfect Graphs (Annals of Discrete Mathematics Vol 57) ch. Graph Theoretic Foundations."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2008.77"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2076623.2076640"},{"key":"e_1_3_2_1_15_1","first-page":"1","volume-title":"IPDPS 2007","author":"Ghoting A.","year":"2007","unstructured":"A. Ghoting , G. Buehrer , M. Goyder , S. Tatikonda , X. Zhang , S. Parthasarathy , T. Kurc , and J. Saltz , \" Knowledge and cache conscious algorithm design and systems support for data mining algorithms,\" in Proceedings of the IEEE International Parallel and Distribut- ed Processing Symposium, 2007 . IPDPS 2007 ., pp. 1 -- 6 , March 2007 . A. Ghoting, G. Buehrer, M. Goyder, S. Tatikonda, X. Zhang, S. Parthasarathy, T. Kurc, and J. Saltz, \"Knowledge and cache conscious algorithm design and systems support for data mining algorithms,\" in Proceedings of the IEEE International Parallel and Distribut- ed Processing Symposium, 2007. IPDPS 2007., pp. 1--6, March 2007."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693482"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_18_1","unstructured":"\"Modelsim simulator. http:\/\/www.mentor.com\/products\/fv\/modelsim.\"  \"Modelsim simulator. http:\/\/www.mentor.com\/products\/fv\/modelsim.\""},{"key":"e_1_3_2_1_19_1","unstructured":"\"Synopsys Design Compiler. http:\/\/www.synopsys.com.\"  \"Synopsys Design Compiler. http:\/\/www.synopsys.com.\""},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"}],"event":{"name":"ICNCC '16: Fifth International Conference on Network, Communication and Computing","acronym":"ICNCC '16","location":"Kyoto Japan"},"container-title":["Proceedings of the Fifth International Conference on Network, Communication and Computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3033288.3033335","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3033288.3033335","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:04Z","timestamp":1750218604000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3033288.3033335"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12,17]]},"references-count":20,"alternative-id":["10.1145\/3033288.3033335","10.1145\/3033288"],"URL":"https:\/\/doi.org\/10.1145\/3033288.3033335","relation":{},"subject":[],"published":{"date-parts":[[2016,12,17]]},"assertion":[{"value":"2016-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}