{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:58Z","timestamp":1750306198680,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:00:00Z","timestamp":1489881600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Swiss National Science Foundation","award":["200021-146600"],"award-info":[{"award-number":["200021-146600"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,3,19]]},"DOI":"10.1145\/3036669.3036675","type":"proceedings-article","created":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T14:18:09Z","timestamp":1489587489000},"page":"47-54","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Physical Design Considerations of One-level RRAM-based Routing Multiplexers"],"prefix":"10.1145","author":[{"given":"Xifan","family":"Tang","sequence":"first","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,3,19]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1038\/nmat2023"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/JPROC.2010.2070830"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/JPROC.2012.2190369"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/FPT.2014.7082777"},{"key":"e_1_3_2_1_5_1","first-page":"174","author":"Tang X.","year":"2015","unstructured":"X. Tang , IEEE FPL , 2015 , pp. 174 -- 177 . X. Tang et al, Accurate Power Analysis for Near-$V_t$ RRAM-based FPGA, IEEE FPL, 2015, pp. 174--177.","journal-title":"IEEE FPL"},{"issue":"11","key":"e_1_3_2_1_6_1","first-page":"2023","volume":"19","author":"Tanachutiwat S.","year":"2010","unstructured":"S. Tanachutiwat FPGA Based on Integration of CMOS and RRAM , IEEE TVLSI , Vol. 19 , No. 11 , 2010 , pp. 2023 -- 2032 . S. Tanachutiwat et al., FPGA Based on Integration of CMOS and RRAM, IEEE TVLSI, Vol. 19, No. 11, 2010, pp. 2023--2032.","journal-title":"IEEE TVLSI"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/ICECS.2010.5724454"},{"issue":"4","key":"e_1_3_2_1_8_1","first-page":"864","volume":"22","author":"Cong J.","year":"2014","unstructured":"J. Cong and B. Xiao , FPGA-RPI: A Novel FPGA Architecture With RRAM-Based Programmable Interconnects, IEEE TVLSI , Vol. 22 , No. 4 , 2014 , pp. 864 -- 877 . J. Cong and B. Xiao, FPGA-RPI: A Novel FPGA Architecture With RRAM-Based Programmable Interconnects, IEEE TVLSI, Vol. 22, No. 4, 2014, pp. 864--877.","journal-title":"FPGA-RPI: A Novel FPGA Architecture With RRAM-Based Programmable Interconnects, IEEE TVLSI"},{"key":"e_1_3_2_1_9_1","first-page":"94","author":"Gaillardon P.-E.","year":"2012","unstructured":"P.-E. Gaillardon , IEEE\/IFIP VLSI-SoC , 2012 , pp. 94 -- 98 . P.-E. Gaillardon et al., GMS: Generic Memristive Structure for Non-Volatile FPGAs, IEEE\/IFIP VLSI-SoC, 2012, pp. 94--98.","journal-title":"IEEE\/IFIP VLSI-SoC"},{"issue":"4","key":"e_1_3_2_1_10_1","first-page":"503","volume":"63","author":"Tang X.","unstructured":"X. Tang A Study on the Programming Structures for RRAM-Based FPGA Architectures , IEEE Transaction on Circuits And Systems I (TCAS-I) : Regular Papers , Vol. 63 , No. 4 , pp. 503 -- 516 . X. Tang et al., A Study on the Programming Structures for RRAM-Based FPGA Architectures, IEEE Transaction on Circuits And Systems I (TCAS-I): Regular Papers, Vol. 63, No. 4, pp. 503--516.","journal-title":"Regular Papers"},{"volume-title":"IBM J. R&D","author":"Burr G.W.","unstructured":"G.W. Burr , Overview of Candidate Device Technologies for Storage-Class-Memory , IBM J. R&D , Vol. 52 , No. 4\/5, July\/Sept. 2008. G.W. Burr et al., Overview of Candidate Device Technologies for Storage-Class-Memory, IBM J. R&D, Vol. 52, No. 4\/5, July\/Sept. 2008.","key":"e_1_3_2_1_11_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/JPROC.2008.2004313"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/IEDM.2009.5424411"},{"volume-title":"Journal of Signal Processing Systems","author":"Lee E.","unstructured":"E. Lee , Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays , Journal of Signal Processing Systems , Springer , Vol . 51, No. 1, April 2008. E. Lee et al., Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays, Journal of Signal Processing Systems, Springer, Vol. 51, No. 1, April 2008.","key":"e_1_3_2_1_14_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1063\/1.1697872"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/SISPAD.2014.6931558"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1016\/j.mejo.2016.04.006"},{"volume-title":"Version I-2013.12","year":"2013","unstructured":"Synopsys , HSPICE User Guide: Simulation and Analysis , Version I-2013.12 , December 2013 . Synopsys, HSPICE User Guide: Simulation and Analysis, Version I-2013.12, December 2013.","key":"e_1_3_2_1_18_1"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"ISPD '17","name":"ISPD '17: International Symposium on Physical Design","location":"Portland Oregon USA"},"container-title":["Proceedings of the 2017 ACM on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3036669.3036675","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3036669.3036675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:26Z","timestamp":1750218626000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3036669.3036675"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,19]]},"references-count":18,"alternative-id":["10.1145\/3036669.3036675","10.1145\/3036669"],"URL":"https:\/\/doi.org\/10.1145\/3036669.3036675","relation":{},"subject":[],"published":{"date-parts":[[2017,3,19]]},"assertion":[{"value":"2017-03-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}