{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:23:03Z","timestamp":1761394983391,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:00:00Z","timestamp":1489881600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,3,19]]},"DOI":"10.1145\/3036669.3038241","type":"proceedings-article","created":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T14:18:09Z","timestamp":1489587489000},"page":"159-164","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Clock-Aware FPGA Placement Contest"],"prefix":"10.1145","author":[{"given":"Stephen","family":"Yang","sequence":"first","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chandra","family":"Mulpuri","sequence":"additional","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sainath","family":"Reddy","sequence":"additional","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meghraj","family":"Kalase","sequence":"additional","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivasan","family":"Dasasathyan","sequence":"additional","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehrdad E.","family":"Dehkordi","sequence":"additional","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marvin","family":"Tom","sequence":"additional","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajat","family":"Aggarwal","sequence":"additional","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,3,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2568050"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"e_1_3_2_1_3_1","unstructured":"Xilinx \"UltraScale Architecture\" http:\/\/www.xilinx.com\/products\/technology\/ultrascale.html  Xilinx \"UltraScale Architecture\" http:\/\/www.xilinx.com\/products\/technology\/ultrascale.html"},{"key":"e_1_3_2_1_4_1","unstructured":"Xilinx \"Virtex UltraScale FPGAs\" http:\/\/www.xilinx.com\/publications\/prod_mktg\/ultrascalevirtex-product-table  Xilinx \"Virtex UltraScale FPGAs\" http:\/\/www.xilinx.com\/publications\/prod_mktg\/ultrascalevirtex-product-table"},{"key":"e_1_3_2_1_5_1","unstructured":"Xilinx \"UltraScale Architecture Configurable Logic Block User Guide\" http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug574-ultrascale-clb.pdf  Xilinx \"UltraScale Architecture Configurable Logic Block User Guide\" http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug574-ultrascale-clb.pdf"},{"key":"e_1_3_2_1_6_1","unstructured":"Xilinx \"UltraScale Architecture and Product Overview\" http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds890-ultrascale-overview.pdf  Xilinx \"UltraScale Architecture and Product Overview\" http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds890-ultrascale-overview.pdf"},{"key":"e_1_3_2_1_7_1","unstructured":"GNL\n  : http:\/\/users.elis.ugent.be\/~dstrooba\/gnl\/  GNL: http:\/\/users.elis.ugent.be\/~dstrooba\/gnl\/"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980083"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"e_1_3_2_1_10_1","volume-title":"International Conference on Computer-Aided Design (ICCAD)","author":"Pattison R.","year":"2016","unstructured":"R. Pattison , Z. Abuowaimer , S. Areibi , G. Grewal , A. Vannelli , \"G Place -- A Congestion-aware Placement tool for UltraScale FPGAs \", International Conference on Computer-Aided Design (ICCAD) , 2016 R. Pattison, Z. Abuowaimer, S. Areibi, G. Grewal, A. Vannelli, \"GPlace -- A Congestion-aware Placement tool for UltraScale FPGAs\", International Conference on Computer-Aided Design (ICCAD), 2016"},{"key":"e_1_3_2_1_11_1","volume-title":"International Conference on Computer-Aided Design (ICCAD)","author":"Dhah S.","year":"2016","unstructured":"S. Dhah , S. Adya , L. Singhal , M. A. Iyer and D. Z. Pan \" Detailed Placement for Modern FPGAs using 2D Dynamic Programming\" , International Conference on Computer-Aided Design (ICCAD) , 2016 S. Dhah, S. Adya, L. Singhal, M. A. Iyer and D. Z. Pan \"Detailed Placement for Modern FPGAs using 2D Dynamic Programming\", International Conference on Computer-Aided Design (ICCAD), 2016"}],"event":{"name":"ISPD '17: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Portland Oregon USA","acronym":"ISPD '17"},"container-title":["Proceedings of the 2017 ACM on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3036669.3038241","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3036669.3038241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:26Z","timestamp":1750218626000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3036669.3038241"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,19]]},"references-count":11,"alternative-id":["10.1145\/3036669.3038241","10.1145\/3036669"],"URL":"https:\/\/doi.org\/10.1145\/3036669.3038241","relation":{},"subject":[],"published":{"date-parts":[[2017,3,19]]},"assertion":[{"value":"2017-03-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}