{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:10:37Z","timestamp":1780675837145,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:00:00Z","timestamp":1489881600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,3,19]]},"DOI":"10.1145\/3036669.3038249","type":"proceedings-article","created":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T14:18:09Z","timestamp":1489587489000},"page":"33-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Rsyn"],"prefix":"10.1145","author":[{"given":"Guilherme","family":"Flach","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mateus","family":"Foga\u00e7a","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jucemar","family":"Monteiro","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marcelo","family":"Johann","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,3,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/.  Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744867"},{"key":"e_1_3_2_1_3_1","unstructured":"Bookshelf. http:\/\/vlsicad.eecs.umich.edu\/BK\/ISPD06bench\/BookshelfFormat.txt.  Bookshelf. http:\/\/vlsicad.eecs.umich.edu\/BK\/ISPD06bench\/BookshelfFormat.txt."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"e_1_3_2_1_5_1","unstructured":"Cplex. http:\/\/www-03.ibm.com\/software\/products\/en\/ibmilogcpleoptistud\/.  Cplex. http:\/\/www-03.ibm.com\/software\/products\/en\/ibmilogcpleoptistud\/."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872359"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2016.7841278"},{"key":"e_1_3_2_1_9_1","unstructured":"Gnu general public license. https:\/\/www.gnu.org\/licenses\/gpl-3.0.en.html.  Gnu general public license. https:\/\/www.gnu.org\/licenses\/gpl-3.0.en.html."},{"key":"e_1_3_2_1_10_1","unstructured":"Graywolf. https:\/\/github.com\/rubund\/graywolf.  Graywolf. https:\/\/github.com\/rubund\/graywolf."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372664"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001411"},{"key":"e_1_3_2_1_13_1","unstructured":"T.-W. Huang and M. D. F. Wong. Opentimer: An open-source high-performance timing analysis tool. https:\/\/web.engr.illinois.edu\/~thuang19\/software\/timer\/OpenTimer.html.  T.-W. Huang and M. D. F. Wong. Opentimer: An open-source high-performance timing analysis tool. https:\/\/web.engr.illinois.edu\/~thuang19\/software\/timer\/OpenTimer.html."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372666"},{"key":"e_1_3_2_1_15_1","unstructured":"Icarus verilog. http:\/\/iverilog.icarus.com\/.  Icarus verilog. http:\/\/iverilog.icarus.com\/."},{"key":"e_1_3_2_1_16_1","unstructured":"Isc license (isc). https:\/\/opensource.org\/licenses\/ISC.  Isc license (isc). https:\/\/opensource.org\/licenses\/ISC."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372671"},{"key":"e_1_3_2_1_18_1","first-page":"361","volume-title":"ICCAD '14","author":"Kim M.-C.","year":"2014","unstructured":"M.-C. Kim , J. Hu , and N. Viswanathan . Iccad-2014 cad contest in incremental timing-driven placement and benchmark suite. In ICCAD , ICCAD '14 , pages 361 -- 366 , Piscataway, NJ, USA , 2014 . IEEE Press. M.-C. Kim, J. Hu, and N. Viswanathan. Iccad-2014 cad contest in incremental timing-driven placement and benchmark suite. In ICCAD, ICCAD '14, pages 361--366, Piscataway, NJ, USA, 2014. IEEE Press."},{"key":"e_1_3_2_1_19_1","unstructured":"Lef\/def. http:\/\/www.si2.org\/. 2016-11-21.  Lef\/def. http:\/\/www.si2.org\/. 2016-11-21."},{"key":"e_1_3_2_1_20_1","unstructured":"Library for efficient modeling and optimization in networks (lemon). https:\/\/lemon.cs.elte.hu\/trac\/lemon.  Library for efficient modeling and optimization in networks (lemon). https:\/\/lemon.cs.elte.hu\/trac\/lemon."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691143"},{"key":"e_1_3_2_1_22_1","volume-title":"May","author":"Liu W. H.","year":"2013","unstructured":"W. H. Liu , W. C. Kao , Y. L. Li , and K. Y. Chao . Nctu-gr 2.0: Multithreaded collision-aware global routing with bounded-length maze routing. TCAD, 32(5):709--722 , May 2013 . W. H. Liu, W. C. Kao, Y. L. Li, and K. Y. Chao. Nctu-gr 2.0: Multithreaded collision-aware global routing with bounded-length maze routing. TCAD, 32(5):709--722, May 2013."},{"key":"e_1_3_2_1_23_1","unstructured":"N. Lohmann. Json. https:\/\/github.com\/nlohmann\/json. 2016-11-21.  N. Lohmann. Json. https:\/\/github.com\/nlohmann\/json. 2016-11-21."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.23"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123042"},{"key":"e_1_3_2_1_26_1","unstructured":"Openaccess coalition. https:\/\/projects.si2.org\/oac_index.php.  Openaccess coalition. https:\/\/projects.si2.org\/oac_index.php."},{"key":"e_1_3_2_1_27_1","unstructured":"Opengl. https:\/\/www.opengl.org\/. 2016-11-21.  Opengl. https:\/\/www.opengl.org\/. 2016-11-21."},{"key":"e_1_3_2_1_28_1","unstructured":"Open source liberty. http:\/\/www.opensourceliberty.org\/.  Open source liberty. http:\/\/www.opensourceliberty.org\/."},{"key":"e_1_3_2_1_29_1","unstructured":"Ophidian - open-source library for physical design research and teaching. https:\/\/github.com\/eclufsc\/ophidian.  Ophidian - open-source library for physical design research and teaching. https:\/\/github.com\/eclufsc\/ophidian."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451959"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2800986.2801013"},{"key":"e_1_3_2_1_32_1","unstructured":"Qflow. http:\/\/opencircuitdesign.com\/qflow\/.  Qflow. http:\/\/opencircuitdesign.com\/qflow\/."},{"key":"e_1_3_2_1_33_1","unstructured":"Qrouter. http:\/\/opencircuitdesign.com\/qrouter\/.  Qrouter. http:\/\/opencircuitdesign.com\/qrouter\/."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521529"},{"key":"e_1_3_2_1_35_1","unstructured":"Rsyn. http:\/\/rsyn.design.  Rsyn. http:\/\/rsyn.design."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451960"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"e_1_3_2_1_38_1","volume-title":"Logical Effort: Designing Fast CMOS Circuits","author":"Sutherland I.","year":"1999","unstructured":"I. Sutherland , B. Sproull , and D. Harris . Logical Effort: Designing Fast CMOS Circuits . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 1999 . I. Sutherland, B. Sproull, and D. Harris. Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1999."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514965"},{"key":"e_1_3_2_1_40_1","unstructured":"Ieee standard verilog hardware description language. IEEE Std 1364--2001 pages 01--856 2001.  Ieee standard verilog hardware description language. IEEE Std 1364--2001 pages 01--856 2001."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429456"},{"key":"e_1_3_2_1_42_1","first-page":"24","article-title":"efficient analytical placement using cell shifting, iterative local refinement,and a hybrid net model","author":"Viswanathan N.","year":"2005","unstructured":"N. Viswanathan and C. C. N. Chu . FastPlace : efficient analytical placement using cell shifting, iterative local refinement,and a hybrid net model . TCAD , 24 , 2005 . N. Viswanathan and C. C. N. Chu. FastPlace: efficient analytical placement using cell shifting, iterative local refinement,and a hybrid net model. TCAD, 24, 2005.","journal-title":"TCAD"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735048"},{"key":"e_1_3_2_1_44_1","unstructured":"C. Wolf. Yosys open synthesis suite. http:\/\/www.clifford.at\/yosys\/.  C. Wolf. Yosys open synthesis suite. http:\/\/www.clifford.at\/yosys\/."},{"key":"e_1_3_2_1_45_1","unstructured":"wxwidgets. http:\/\/www.wxwidgets.org\/. 2016-11-21.  wxwidgets. http:\/\/www.wxwidgets.org\/. 2016-11-21."}],"event":{"name":"ISPD '17: International Symposium on Physical Design","location":"Portland Oregon USA","acronym":"ISPD '17","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2017 ACM on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3036669.3038249","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3036669.3038249","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:26Z","timestamp":1750218626000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3036669.3038249"}},"subtitle":["An Extensible Physical Synthesis Framework"],"short-title":[],"issued":{"date-parts":[[2017,3,19]]},"references-count":45,"alternative-id":["10.1145\/3036669.3038249","10.1145\/3036669"],"URL":"https:\/\/doi.org\/10.1145\/3036669.3038249","relation":{},"subject":[],"published":{"date-parts":[[2017,3,19]]},"assertion":[{"value":"2017-03-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}