{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:57Z","timestamp":1750306197958,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:00:00Z","timestamp":1489881600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,3,19]]},"DOI":"10.1145\/3036669.3038252","type":"proceedings-article","created":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T14:18:09Z","timestamp":1489587489000},"page":"121-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["100x Evolution of Video Codec Chips"],"prefix":"10.1145","author":[{"given":"Jinjia","family":"Zhou","sequence":"first","affiliation":[{"name":"Hosei University, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dajiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Waseda University, Kitakyushu, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Goto","sequence":"additional","affiliation":[{"name":"Waseda University, Kitakyushu, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,3,19]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1706","volume-title":"System-in-silicon architecture and its application to H.264\/AVC motion estimation for 1080HDTV,\" in 2006 IEEE International Solid State Circuits Conference (ISSCC)","author":"Kumagai K.","year":"2006","unstructured":"K. Kumagai , \" System-in-silicon architecture and its application to H.264\/AVC motion estimation for 1080HDTV,\" in 2006 IEEE International Solid State Circuits Conference (ISSCC) , 2006 , pp. 1706 -- 1715 . K. Kumagai et al., \"System-in-silicon architecture and its application to H.264\/AVC motion estimation for 1080HDTV,\" in 2006 IEEE International Solid State Circuits Conference (ISSCC), 2006, pp. 1706--1715."},{"key":"e_1_3_2_1_2_1","first-page":"262","volume-title":"A 1080p@60fps multi-standard video decoder chip designed for power and cost efficiency in a system perspective,\" in 2009 Symposium on VLSI Circuits (VLSIC)","author":"Zhou D.","year":"2009","unstructured":"D. Zhou , \" A 1080p@60fps multi-standard video decoder chip designed for power and cost efficiency in a system perspective,\" in 2009 Symposium on VLSI Circuits (VLSIC) , 2009 , pp. 262 -- 263 . D. Zhou et al., \"A 1080p@60fps multi-standard video decoder chip designed for power and cost efficiency in a system perspective,\" in 2009 Symposium on VLSI Circuits (VLSIC), 2009, pp. 262--263."},{"key":"e_1_3_2_1_3_1","first-page":"171","volume-title":"A 530Mpixels\/s 4096x2160@60fps H.264\/AVC high profile video decoder chip,\" in 2010 Symposium on VLSI Circuits (VLSIC)","author":"Zhou D.","year":"2010","unstructured":"D. Zhou , \" A 530Mpixels\/s 4096x2160@60fps H.264\/AVC high profile video decoder chip,\" in 2010 Symposium on VLSI Circuits (VLSIC) , 2010 , pp. 171 -- 172 . D. Zhou et al., \"A 530Mpixels\/s 4096x2160@60fps H.264\/AVC high profile video decoder chip,\" in 2010 Symposium on VLSI Circuits (VLSIC), 2010, pp. 171--172."},{"key":"e_1_3_2_1_4_1","first-page":"224","volume-title":"A 2Gpixel\/s H.264\/AVC HP\/MVC video decoder chip for Super Hi-Vision and 3DTV\/FTV applications,\" in 2012 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Zhou D.","year":"2012","unstructured":"D. Zhou , J. Zhou , J. Zhu , P. Liu , and S. Goto , \" A 2Gpixel\/s H.264\/AVC HP\/MVC video decoder chip for Super Hi-Vision and 3DTV\/FTV applications,\" in 2012 IEEE International Solid-State Circuits Conference (ISSCC) , 2012 , pp. 224 -- 226 . D. Zhou, J. Zhou, J. Zhu, P. Liu, and S. Goto, \"A 2Gpixel\/s H.264\/AVC HP\/MVC video decoder chip for Super Hi-Vision and 3DTV\/FTV applications,\" in 2012 IEEE International Solid-State Circuits Conference (ISSCC), 2012, pp. 224--226."},{"key":"e_1_3_2_1_5_1","first-page":"286","volume-title":"A 1.59Gpixel\/s motion estimation processor with -211-to-211 search range for UHDTV video encoder,\" in 2013 Symposium on VLSI Circuits (VLSIC)","author":"Zhou J.","year":"2013","unstructured":"J. Zhou , D. Zhou , G. He , and S. Goto , \" A 1.59Gpixel\/s motion estimation processor with -211-to-211 search range for UHDTV video encoder,\" in 2013 Symposium on VLSI Circuits (VLSIC) , 2013 , pp. 286 -- 287 . J. Zhou, D. Zhou, G. He, and S. Goto, \"A 1.59Gpixel\/s motion estimation processor with -211-to-211 search range for UHDTV video encoder,\" in 2013 Symposium on VLSI Circuits (VLSIC), 2013, pp. 286--287."},{"key":"e_1_3_2_1_6_1","first-page":"266","volume-title":"A 4Gpixel\/s 8\/10b H.265\/HEVC video decoder chip for 8K Ultra HD applications,\" in 2016 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Zhou D.","year":"2016","unstructured":"D. Zhou , \" A 4Gpixel\/s 8\/10b H.265\/HEVC video decoder chip for 8K Ultra HD applications,\" in 2016 IEEE International Solid-State Circuits Conference (ISSCC) , 2016 , pp. 266 -- 268 . D. Zhou et al., \"A 4Gpixel\/s 8\/10b H.265\/HEVC video decoder chip for 8K Ultra HD applications,\" in 2016 IEEE International Solid-State Circuits Conference (ISSCC), 2016, pp. 266--268."},{"key":"e_1_3_2_1_7_1","unstructured":"Dajiang Zhou \"DRAM Bandwidth Optimized Design for High-Throughput Video Decoder Chips \" Dr. Thesis 2010. Dajiang Zhou \"DRAM Bandwidth Optimized Design for High-Throughput Video Decoder Chips \" Dr. Thesis 2010."},{"key":"e_1_3_2_1_8_1","first-page":"237","volume-title":"A low power 720p motion estimation processor with 3D stacked memory,\" in 2014 International Conference on Very Large Scale Integration (VLSI-SoC)","author":"Zhang S.","year":"2014","unstructured":"S. Zhang , J. Zhou , D. Zhou , and S. Goto , \" A low power 720p motion estimation processor with 3D stacked memory,\" in 2014 International Conference on Very Large Scale Integration (VLSI-SoC) , 2014 , pp. 237 -- 242 . S. Zhang, J. Zhou, D. Zhou, and S. Goto, \"A low power 720p motion estimation processor with 3D stacked memory,\" in 2014 International Conference on Very Large Scale Integration (VLSI-SoC), 2014, pp. 237--242."},{"key":"e_1_3_2_1_9_1","first-page":"301","volume-title":"A 995Mpixels\/s 0.2nJ\/pixel fractional motion estimation architecture in HEVC for Ultra-HD,\" in 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","author":"He G.","year":"2013","unstructured":"G. He , D. Zhou , Z. Chen , T. Zhang , and S. Goto , \" A 995Mpixels\/s 0.2nJ\/pixel fractional motion estimation architecture in HEVC for Ultra-HD,\" in 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) , 2013 , pp. 301 -- 304 . G. He, D. Zhou, Z. Chen, T. Zhang, and S. Goto, \"A 995Mpixels\/s 0.2nJ\/pixel fractional motion estimation architecture in HEVC for Ultra-HD,\" in 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2013, pp. 301--304."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1109\/VLSIC.2012.6243836","volume-title":"A 4320p 60fps H.264\/AVC intra-frame encoder chip with 1.41Gbins\/s CABAC,\" in 2012 Symposium on VLSI Circuits (VLSIC)","author":"Zhou D.","year":"2012","unstructured":"D. Zhou , G. He , W. Fei , Z. Chen , J. Zhou , and S. Goto , \" A 4320p 60fps H.264\/AVC intra-frame encoder chip with 1.41Gbins\/s CABAC,\" in 2012 Symposium on VLSI Circuits (VLSIC) , 2012 , pp. 154 -- 155 . D. Zhou, G. He, W. Fei, Z. Chen, J. Zhou, and S. Goto, \"A 4320p 60fps H.264\/AVC intra-frame encoder chip with 1.41Gbins\/s CABAC,\" in 2012 Symposium on VLSI Circuits (VLSIC), 2012, pp. 154--155."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/ASSCC.2008.4708756","volume-title":"A low-power 0.7-V H.264 720p video decoder,\" in 2008 IEEE Asian Solid-State Circuits Conference (A-SSCC)","author":"Finchelstein D. F.","year":"2008","unstructured":"D. F. Finchelstein , V. Sze , M. E. Sinangil , Y. Koken , and A. P. Chandrakasan , \" A low-power 0.7-V H.264 720p video decoder,\" in 2008 IEEE Asian Solid-State Circuits Conference (A-SSCC) , 2008 , pp. 173 -- 176 . D. F. Finchelstein, V. Sze, M. E. Sinangil, Y. Koken, and A. P. Chandrakasan, \"A low-power 0.7-V H.264 720p video decoder,\" in 2008 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2008, pp. 173--176."},{"key":"e_1_3_2_1_12_1","first-page":"C188","volume-title":"A 1062Mpixels\/s 8192x4320p High Efficiency Video Coding (H.265) encoder chip,\" in 2013 Symposium on VLSI Circuits (VLSIC)","author":"Tsai S. F.","year":"2013","unstructured":"S. F. Tsai , C. T. Li , H. H. Chen , P. K. Tsung , K. Y. Chen , and L. G. Chen , \" A 1062Mpixels\/s 8192x4320p High Efficiency Video Coding (H.265) encoder chip,\" in 2013 Symposium on VLSI Circuits (VLSIC) , 2013 , pp. C188 -- C189 . S. F. Tsai, C. T. Li, H. H. Chen, P. K. Tsung, K. Y. Chen, and L. G. Chen, \"A 1062Mpixels\/s 8192x4320p High Efficiency Video Coding (H.265) encoder chip,\" in 2013 Symposium on VLSI Circuits (VLSIC), 2013, pp. C188--C189."},{"key":"e_1_3_2_1_13_1","first-page":"162","volume-title":"A 249Mpixel\/s HEVC video-decoder chip for Quad Full HD applications,\" in 2013 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Huang C. T.","year":"2013","unstructured":"C. T. Huang , M. Tikekar , C. Juvekar , V. Sze , and A. Chandrakasan , \" A 249Mpixel\/s HEVC video-decoder chip for Quad Full HD applications,\" in 2013 IEEE International Solid-State Circuits Conference (ISSCC) , 2013 , pp. 162 -- 163 . C. T. Huang, M. Tikekar, C. Juvekar, V. Sze, and A. Chandrakasan, \"A 249Mpixel\/s HEVC video-decoder chip for Quad Full HD applications,\" in 2013 IEEE International Solid-State Circuits Conference (ISSCC), 2013, pp. 162--163."},{"key":"e_1_3_2_1_14_1","first-page":"C54","volume-title":"Single-chip 4K 60fps 4: 2:2 HEVC video encoder LSI with 8K scalability,\" in 2015 Symposium on VLSI Circuits (VLSIC)","author":"Onishi T.","year":"2015","unstructured":"T. Onishi , \" Single-chip 4K 60fps 4: 2:2 HEVC video encoder LSI with 8K scalability,\" in 2015 Symposium on VLSI Circuits (VLSIC) , 2015 , pp. C54 -- C55 . T. Onishi et al., \"Single-chip 4K 60fps 4:2:2 HEVC video encoder LSI with 8K scalability,\" in 2015 Symposium on VLSI Circuits (VLSIC), 2015, pp. C54--C55."}],"event":{"name":"ISPD '17: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Portland Oregon USA","acronym":"ISPD '17"},"container-title":["Proceedings of the 2017 ACM on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3036669.3038252","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3036669.3038252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:50:26Z","timestamp":1750218626000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3036669.3038252"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,19]]},"references-count":14,"alternative-id":["10.1145\/3036669.3038252","10.1145\/3036669"],"URL":"https:\/\/doi.org\/10.1145\/3036669.3038252","relation":{},"subject":[],"published":{"date-parts":[[2017,3,19]]},"assertion":[{"value":"2017-03-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}